Service Manual

Tandy 200 PORTABLE COMPUTER

Catalog Number: 26-3860



CUSTOM MANUFACTURED FOR RADIO SHACK, A DIVISION OF TANDY CORPORATION

CONTENTS

PART I. INTRODUCTION	1-1
System Overview	1-2
External View	1-2
Internal View	1-5
Specifications	1-7
PART II. DISASSEMBLY INSTRUCTIONS	2.1
LCD Case Unit	
LCD Case Offit	
Top Case	
Keyboard PCB	
Memory PCB	
Main PCB	2-4
PART III. PREVENTIVE MAINTENANCE	3-1
To clean the body and LCD display	3-1
MODEM Transmitting Level Adjustment	3-1
PART IV. THEORY OF OPERATION	1-1
General	
Block Diagram	
CPU	
Memory	
Address Decoding and Bank Selection Circuit	
I/O Map	
Keyboard	
Cassette Interface Circuit	
Printer Interface Circuit	
Bar Code Reader Interface Circuit	
Buzzer Control Circuit	
Clock Control Circuit	
Serial Interface Circuit	
LCD	
Power Supply and Auto-Power ON/OFF Circuit	. 4-24

PART V. TROUBLESHOOTING	5-1
General Guidance	5-1
Troubleshooting Guide	5-1
Checking Procedure	5-3
Check List	5-11
PART VI. PARTS LIST/ EXPLODED VIEW	
Exploded View	6-1
Main PCB Assembly	6-2
LCD PCB Assembly	
Memory PCB Assembly	
Keyboard Assembly	6-11
Mechanical and Assembly Parts	6-13
pg = 24 1 ⁻¹	
PART VII. SCHEMATIC DIAGRAMS/ PCB VIEWS	7-1
Schematic Diagrams	7-1
PCB Views	7-3
PCB views	, 0
APPENDIX A/ INSTALLATIONS	Δ-1
Installation of Optional RAMs and ROM	Δ-1
Installation of Optional RAMS and ROM	Λ-1
Installation of Nickel-Cadmium Batteries	Α-1
APPENDIX B/ KEYBOARD LAYOUT, CONNECTOR PIN	
ASSIGNMENTS AND CHARACTER CODE TABLE	
B-1. Keyboard Layout	B-1
B-2. Connector Pin Assignments	
B-3. Character Code Table	
APPENDIX C/ TECHNICAL INFORMATION	. C-1
C-1. 80C85A	C-1
C-2. 81C55	C-7
C-3. 82C51A	
C-4 Basic Construction of LCD	

List of Illustrations

FIGUR	DESCRIPTION	PAGE VIBER
NUMB	ER NUI	MREH
1-1	Front View	1-2
1-2	Rear View	1-3
1-3	Bottom View	1-4
1-4	Main PCB	1-5
1-5	LCD PCB	1-6
1-6	Memory PCB	1-6
2-1	LCD Case Removal	2-1
2-2	LCD PCB Removal	2-2
2-3	Top Case Removal	2-2
2-4	Keyboard PCB Removal	2-3
2-5	Memory and Main PCB Removal	2-4
3-1	MODEM Adjustment	
4-1	Organization of Section VI	
4-2	Block Diagram	
4-3	Functional Block Diagram of Bus Separation Circuit	4-3
4-4	Memory Map	
4-5	Internal Wiring Diagram of RAM Package	
4-6	Bank Selection Circuit	
4-7	I/O Address Decoding Circuit	
4-8	I/O Map and I/O Port Description	
4-9	Condition of Pressing "T" Key	
4-10	Write Circuit of Cassette Interface	
4-11	Read Circuit of Cassette Interface	
4-12	Remote Circuit of Cassette Interface	
4-13	Printer Interface Circuit	
4-14	Bar Code Reader Interface Circuit	
4-15	Buzzer Control Circuit	
4-16	RP5C01 Internal Block Diagram	
4-17	Flowchart for the TIMER IC	
4-18	Functional Block Diagram of the Serial Interface	
4-19	RS-232C/MODEM Selection Circuit	
4-20	RS-232C Interface Circuit	
4-21	MODEM IC and Peripheral Circuit	
4-22	Transmission Filter Circuit	
4-23	Reception Filter Circuit	
4-24	MODEM Connector Interface Circuit	
4-24	Tone Signal Generator Circuit	
4-25	Internal Block Diagram of HD61830B	
4-27	Internal Block Diagram of HD61103	
4-27	Output Waveform of HD61103	
4-29		
4-29	Internal Block Diagram of HD61100	
4-30	Output Waveform of HD61100	
4-31	Driving Waveform of LCD.	
4-32	Power Distribution	
4-33		
	Power Control and Reset Circuit	
4-35	Power-Up/Down Sequence	
6-1	Exploded View	
7-1	Main PCB – Schematic Diagram	
7-2	LCD PCB – Schematic Diagram	
7-3	Memory PCB - Schematic Diagram	
7-4	Main PCB – Top View	1-3

FIGUR NUMB	DESCRIPTION	PAGE MBER
7-5	Main PCB – Bottom View	7-4
7-6	LCD PCB – Top View	
7-7	Memory PCB – Top View	7-6
7-8	Memory PCB – Bottom View	7-6
A-1	Memory PCB	
A-2	Installation of Nickel-Cadmium Batteries	A-1
B-1	Keyboard Layout	
B-2	System Bus Connector	
B-3	RS-232C Connector	
B-4	Printer Connector	
B-5	Cassette Connector	
B-6	Modem Connector	
B-7	Bar Code Reader Connector	
C-1	Functional Block Diagram	
C-2	Pin Configuration of 80C85A	
C-3	Trap and RESET IN	C-5
C-4	80C85A Basic System Timing	
C-5	Functional Block Diagram	
C-6	Pin Configuration of 81C55	
C-7	Internal Register of 81C55	
C-8	Programming the Command/Status Register	
C-9	Reading the C/S Register	
C-10	Bit Assignments to the Timer Counter	
C-11	Functional Block Diagram	
C-12	Pin Configuration of 82C51A	
C-13	Function-Setting Sequence.	
C-14	Bit Configuration of Mode Instruction (Asynchronous)	
C-15	Bit Configuration of Mode Instruction (Synchronous)	
C-16	Bit Configuration of Command	
C-17	Bit Configuration of Status Word	
C-18	Construction of LCD Panel	
C-19	Operation Theory of LCD Panel	C-22

List of Tables

TABLE NUMBI	DESCRIPTION	PAGE IMBER
4-1	Port Assignment of the 81C55	4-6
4-2	RP5C01 I/O Port Address Assignment	
B-1	System Bus Connector Pin Assignments	B-2
B-2	RS-232C Connector Pin Assignments	B-3
B-3	Printer Connector Pin Assignments	B-4
C-1	Interrupt Priority, Restart Address and Sensitivity	C-4
C-2	80C85A Machine Cycle Chart	
C-3	80C85A Machine State Chart	. C-6
C-4	I/O Address of 81C55	
C-5	Port Control Assignment	
C-6	Operation between 82C51A and CPU	. C-16

I. INTRODUCTION

This manual is prepared for the Tandy 200 technicians working in the field or in repair centers. Users of this manual should be acquainted with the 80C85A microprocessor, the 81C55 PIO and 82C51A USART. If you are not familiar with these LSIs or need more detailed information, refer to Appendix C in this Service Manual.

This manual is divided into seven sections and three appendices:

Section I

This section provides general information on the Tandy 200 such as specifications, external views and internal views.

Section II

This section describes the disassembly and reassembly procedures.

Section III

This section describes the preventive maintenance and adjustment of the Tandy 200.

Section IV

This section describes the general theory of operation for the Tandy 200.

Section V

This section describes how to troubleshoot the Tandy 200.

Section VI

This section provides a parts list and an exploded view of the Tandy 200.

Section VII

This section provides the schematics, PCB diagrams, and silkscreen views of the PCBs of the Tandy 200.

Appendix A

This appendix provides instructions for installing the optional ROM, additional RAMs and modification jumper module for using the Nickel – Cadmium batteries.

Appendix B

This appendix provides the character code table, keyboard layouts and connector pin assignments.

Appendix C

This appendix provides the technical information of the 80C85A, 81C55, 82C51A and LCD.

System Overview

Tandy 200 portable computer is an enhanced version of the Radio Shack TRS-80 Model 100 Portable Computer. The Tandy 200 is a software compatible with the Model 100 in BASIC so that both system users can take advantage of the large number of programs available.

One important difference between the Model 100 and Tandy 200 is the size of the LCD screen. The Tandy 200's LCD screen is double the size of the Model 100's. That is, the Model 100's display capability is 40×8 characters while the Tandy 200 has a display capability of 40×16 characters.

The Tandy 200 has the following applications programs in the standard ROMs: BASIC, TEXT, ADDRSS, SCHEDL, TELCOM, MSPLAN, and ALARM.

External View

- 1 **Keyboard.** Can be used like the standard typewriter. However, the Tandy 200 does have a few special keys. (See Appendix B of this manual for more details.)
- 2 LCD Unit. The Tandy 200 display has sixteen lines that allow 40 characters on each line.
- **POWER Switch.** Push this switch to turn the power ON or OFF. To conserve the batteries, the Tandy 200 automatically turns the power off if you do not use it for 10 minutes.
- 4 Low Battery Indicator. Before the Tandy 200's operational batteries become exhausted, this indicator will illuminate.
- 5 **Display Adjustment Dial.** This control adjusts the contrast of the LCD display relative to the viewing angle.
- **External Power Adapter Connector.** Connect the appropriate end of Radio Shack's AC Power Supply (*Catalog Number 26-3804*, optional/extra) to this connector. Connect the other end of the power supply to a standard AC wall-outlet or approved power strip.




Figure 1-1. Front View




Figure 1-2. Rear View

- 1 DIR/ACP Selector. This selector allows you to select either a direct or acoustic coupler connection. If you are communicating with another computer over the phone lines via the built-in, direct-connect modem, set this switch to the DIR position. If you are using the optional/extra Model 100 Acoustic Coupler (26-3805), set this selector to the ACP position.
- **2 RESET Switch.** If the Tandy 200 "locks up" (i.e., the display "freezes" and all keys seem to be inoperative), press this button to return to the Main Menu (start-up). It is not likely that the Tandy 200 will lock-up when you are using the built-in applications programs, however, it may occur with customized programs.
- **3 RS-232C Connector.** Attach a DB-25 cable (such as Radio Shack *Catalog Number 26-1408*) to this connector when you need to receive or transmit serial information. When communicating directly with another TRS-80 computer, a Null MODEM Adapter (26-1496) is required. An 8" Cable Extender (26-1497) may also be required.
- **4 SYSTEM BUS Connector.** Connect this connector to the TRS-80 Disk/Video Interface (26-3806), using the system bus cable.
- **PRINTER Connector.** For hard-copy printouts of information, attach any Radio Shack parallel printer to this connector, using an optional/extra printer cable.
- 6 Direct-Connect MODEM (PHONE) Connector. When communicating with another computer via the Tandy 200's built-in MODEM, connect the round end of the optional/extra modem cable to this connector.
- 7 CASSETTE Recorder Connector. To save or load information on a cassette tape, connect the cassette recorder here. An optional/extra cassette recorder (and cable) is required.
- **8** Bar Code Wand Connector. Attach the optional/extra bar code wand to this connector. Note that special bar code reader software is required.




Figure 1-3. Bottom View

- 1 MEMORY POWER Switch. This switch is used to prevent discharge of the internal Nickel-Cadmium battery, which is used for RAM back-up. The Tandy 200 will operate only when the power switch is set to ON. Set this switch to the OFF position when the Tandy 200 will not be used for a long period of time. Note that the RAM will not be backed up when this switch is set to the OFF position.
- 2 Optional ROM and RAM Compartment. An optional/extra ROM and RAMs can be inserted into this compartment to enhance Tandy 200 capabilities.
- 3 Battery compartment. When not connected to an AC power source, the Tandy 200 gets its power from four AA size batteries that must be installed in this compartment. If the Tandy 200 has the modification jumper module installed Bar Nickel-Cadmium batteries, the battery cover is fixed by a tapping screw and covered by a black sticker.

Internal View

The Tandy 200 consists of four printed circuit boards:

- LCD PCB
- Keyboard PCB
- Main PCB
- Memory PCB

[Main electrical components will be shown in these figures.]




Figure 1-4. Main PCB




Figure 1-5 LCD PCB




Figure 1-6. Memory PCB

Specifications

Main Components

Keyboard

71 keys (9 x 8 matrix)

Alphabet keys 27
Number keys 10
Picture-control keys 7
Function keys 8
Special symbol keys 8
Mode keys 5
Other special-use keys 6

LCD display

Dot pitch 240 × 128 full-dot matrix

1/64 duty 1/9 bias 0.8 x 0.8 mm

 $\begin{array}{cc} \text{Dot pitch} & 0.8 \times 0.8 \text{ mm} \\ \text{Dot size} & 0.73 \times 0.73 \text{ mm} \end{array}$

Effective display area $191.2 \text{ (W)} \times 101.6 \text{ (D)} \text{ mm}$

Operation batteries

Operation time

Batteries Four type AA

Alkaline-manganese batteries 7 days (at two hours/day)

(Note: Without I/O units at normal temperature)

Memory protection battery (on Main PCB)

Battery
Back-up time
Rechargeable battery
About 15 days (24 KB)
About 5 days (72 KB)

Recharge method Trickle charge by AC adapter or operation

batteries

LSIs

RAM

CPU 80C85A

Code and pin compatible with 8085

ROM Maximum 104 KB Standard 72 KB Option 32 KB

Maximum 72 KB Standard 24 KB RAM

Incremental 24 KB RAM on the memory PCB

Dimensions $11-4/5"(L) \times 8-4/9"(D) \times 2"(H)$

Weight 4 lbs. 4 oz.

I/O Interface

RS-232C

Conforms to EIA Standard Signal

TXR (Transmit Data)
RXR (Receive Data)
RTS (Request to Send)
CTS (Clear to Send)
DSR (Data Set Ready)
DTR (Data Terminal Ready)

Communications Protocol

Word length Parity

Stop Bit length Baud rate

Maximum transmission distance Drive maximum voltage output Drive minimum voltage output Receive maximum voltage input Receive minimum voltage input

MODEM/Coupler

Conforms to BEL103 Standards

Data length Parity Stop bit Full duplex

Other functions

Audio cassette interface

Data Rate

Printer interface

Conforms to Centronics interface standards

Handshake Signal

6, 7 or 8 bits

NON, EVEN, ODD or IGNORE

1 or 2 bits

75, 110, 300, 600, 1200, 2400, 4800, 9600,

19200 BPS 5 meters ± 5 volts ± 3.5 volts ± 18 volts

 \pm 3 volts

6, 7 or 8bits

NON, EVEN, ODD or IGNORE

1 or 2 bits

Answer mode/originate mode, switchable by

software

Hang-up function Auto-dialer function

1500 BPS

(MARK: 2400 Hz, SPACE: 1200 Hz)

STROBE, BUSY, BUSY

II. DISASSEMBLY INSTRUCTIONS

LCD Case Unit

- 1. Fully open the LCD case unit until it is locked.
- 2. Apply force to the upper center portion on the cable cover and remove it by sliding it toward you. Be careful not to damage the cover since this sliding travel is very short.
- 3. Disconnect the LCD cable from the LCD PCB by pulling it forward.
- 4. Remove the four screws (a) securing the left and right shaft stoppers and then remove these stoppers. Be careful not to drop the LCD case with its face down.
- 5. Lift the LCD case unit away from the top cover by moving it in the direction indicated in the Figure 2-1.

Caution:

Do not use longer screws than original ones in the outside screw holes, when re-assembling. It may cause the damage to the LCD bottom case.




Figure 2-1, LCD Case Removal

LCD PCB

- 1. Remove the bottom case of the LCD case unit by sliding it toward you. Be careful not to break the snaps off.
- 2. The LCD PCB is assembled on the bottom case just removed according to the paragraph above. Reposition the bottom case so that the PCB faces up, remove four screws (b) and then lift the PCB away from the bottom case.

To prevent the LCD screen from scratching, we recommend that this removal procedure is performed on a bench covered with a rubber sheet, etc.




Figure 2-2. LCD PCB Removal

Top Case

- 1. Remove four screws (c) from the bottom case of the computer.
- 2. Lift the top case away from the unit.




Figure 2-3. Top Case Removal

Keyboard PCB

- 1. Disconnect the keyboard cable from the main PCB.
- 2. Remove the keyboard PCB by lifting it away from the bottom case since it is not secured with any screws.




Figure 2-4. Keyboard PCB Removal

Memory PCB

- This removal should be done after the keyboard PCB removal.
 Remove the 40-pin connector marked CN13 from the Main PCB. Then remove the 4-pin connector marked CN14 from the Main PCB.
- 2. Remove the screw (d). Unhook the tabs (A, B, C) securing this PCB and remove the memory PCB.

Main PCB

- 1. Disconnect the 2-pin cables CN9 and CN10 from the Main PCB.
- 2. Lift the PCB away from the bottom case. Be careful not to lose the knob for the MODEM switch since it is simply inserted into the slider of the switch.




Figure 2-5. Memory and Main PCB Removal

III. PREVENTIVE MAINTENANCE

To clean the body and LCD display

- 1. To avoid operational trouble, always keep the Tandy 200 clean.
- 2. Clean the body and the LCD screen using a soft, dry, lint-free cloth.
- 3. For tough stains, clean the body or the LCD screen with benzol.

Do not use any solvents other than benzol.

MODEM Transmitting Level Adjustment

- 1. Connect a 600-ohm dummy load between pin-3 (RXMD) and pin-7 (TXMD) of the MODEM connector (CN3).
- 2. Connect an AC voltmeter across the above dummy load.
- 3. Set up the Tandy 200 in BASIC mode and enter the following command to generate the carrier signal:

OUT 178,192

- 4. Adjust VR1 so as to read -14 to -17 dBm on the AC voltmeter.
- 5. Then, enter the command:

OUT 178,194

- 6. Adjust VR1 so as to read -14 to -17 dBm on the AC voltmeter.
- 7. Repeat steps 3 to 6 again.




Figure 3-1. MODEM Adjustment

IV. THEORY OF OPERATION

General

This section describes the theory of operation for the Tandy 200. Figure 4-1 shows how this section is organized and highlights significant areas.




Figure 4-1. Organization of Section IV

Block Diagram

The Tandy 200 has four principal LSIs:

80C85A CPU

This is the Central Processing Unit which controls all functions.

81C55 PIO

This is the Parallel Input/Output interface controller which controls the printer interface, keyboard, buzzer, clock, LCD interface and data input of BCR interface.

82C51A USART

This is the Universal Synchronous/Asynchronous Receiver/Transmitter which controls the serial interface such as the RS-232C and MODEM.

SLA5080F0U Gate Array

This LSI consists of the large number of general-purpose gates which are used for the I/O addressing, bank selection and other control circuits.

The input/output for a cassette recorder and the interruption from the BCR for the starting data are controlled by the CPU directly through its SOD, SID and RST 5.5 terminals.




Figure 4-2. Block Diagram

CPU

The CPU is an 80C85A that runs at a clock speed of 2.4576 MHz. It is an 8-bit, parallel Central Processing Unit using C-MOS technology. The instruction set is fully compatible with the 8085A microprocessor. The 80C85A uses a multiplexed data bus. The CPU bus is divided into two sections — the 8-bit address bus named the A8-A15, and the 8-bit address and data bus named the AD0-AD7. The address and data bus are separated in the SLA5080F0U by using the ALE signal. The functional block diagram of this circuit in the SLA5080F0U is shown in Figure 4-3.




Figure 4-3. Functional Block Diagram of Bus Separation Circuit

Memory

The Tandy 200 uses a 32K-byte ROM for the MSPLAN, 40K-byte ROM for BASIC and the other application programs, and 24K-byte static RAM to store the data and programs. The 40K-byte ROM consists of an 8K-byte ROM (M13) and 32K-byte ROM (M15). The 24K-byte RAM consists of three 8K-byte RAMs.

Furthermore, a 32K-byte ROM and two 24K-byte RAM packages can be used optionally. The 24K-byte RAM package consists of three 8K-byte RAMs and one decoder IC (40H138), mounted on a ceramic substrate.

Figure 4-4 shows the memory map and Figure 4-5 shows the internal wiring diagram of the RAM package.




Figure 4-4. Memory Map




Figure 4-5. Internal Wiring diagram of RAM package

Address Decoding and Bank Selection Circuit

Selection of RAMs and ROMs are determined by the address and bank signals generated in the SLA5080F0U.

Figure 4-6 shows the bank selection circuit in the SLA5080F0U.

The latch AA0036 stores the bank selection data sent from the CPU with the $\overline{Y5}$ and \overline{WR} signal. The decoder AA0038 is enabled by the memory address 0000H to 9FFFH for ROMs and the decoder AA0037 is enabled by the memory address A000H to FFFFH for RAMs.




Figure 4-6. Bank Selection Circuit

I/O Map

Figure 4-7 shows the I/O address decoding circuit included in the SLA5080F0U that decodes address signals AD4-AD6. The AD7 signal acts as the enable signal for the decoder AA0024 with the IO/M signal. At the latch AA0063, the chip enable terminals G1 and G2 are connected to the ALE signal passing through the inverter, because the AD0-AD7 signals are the multiplexed bus. The I/O map and I/O port description are shown in Figure 4-8.

The port assignment of the 81C55 is shown in Table 4-1.




Figure 4-7. I/O Address Decoding Circuit




Figure 4-8. I/O Map and I/O Port Description

Port Assignment of 81C55

Terminal	1/0	Description
PA0	0	Print Data 0, Key Scan 0
PA1	0	Print Data 1, Key Scan 1
PA2	0	Print Data 2, Key Scan 2
PA3	0	Print Data 3, Key Scan 3
PA4	0	Print Data 4, Key Scan 4
PA5	0	Print Data 5, Key Scan 5
PA6	0	Print Data 6, Key Scan 6
PA7	0	Print Data 7, Key Scan 7
PB0	0	Print Data 8, Key Scan 8
PB1	0	ORIG/ANS Output ("H" = ORIG, "L" = ANS)
PB2	0	BUZZER Output (Active "L")
PB3	0	RS232C ("H" = Modem select, "L" = RS-232C select)
PB4	0	Power Cut Signal (PCS) Output (Active "H")
PB5	0	BELL Output
PB6	0	Modem Enable (MEN) Output (Active "H")
PB7	0	CALL Output (Active "H") Connects and disconnects the telephone line.
PC0	- 1	Low Power Sence (LPS) Input (Active "L")
PC1	6 -	BUSY Input (Active "L")
PC2	1	BUSY Input (Active "H")
PC3	1	BCR Data Input (black line = "H", white line = "L")
PC4	l i	Carrier Detect (CD) Input
PC5	1	Carrier Detect Break Down (CDBD) Input (Active "H")
TO	0	Clock Output and Melody Output for 82C51A (USART)

Table 4-1. Port Assignment of the 81C55

Keyboard

Key strobe signals are emitted from the PB0 and PA0-PA7 terminals of the 81C55, and the return signals from the keyboard pass through the octal bus buffer (M27) which is enabled by NANDing the RD and STB/K signals at M29, and then the return signals are sent to the CPU.

The STB/K signal is generated in the SLA5080F0U when the CPU assigns EO-EFH to the I/O port address. The CPU starts the key scan operation when the RST 7.5 interruption is accepted. This interruption (TP signal) is generated about every 3.3 msec. at M34 by dividing the CLK signal (2.4576 MHz).

Condition of pressing "T" key is shown in Figure 4-9.




Figure 4-9. Condition of Pressing "T" Key

Cassette Interface Circuit

The cassette interface circuit is subdivided into three sections:

- Write Circuit
- Read Circuit
- Remote Circuit

Write Circuit

The write circuit is accomplished in several steps. First, the serial data from the SOD terminal of the CPU is inverted by M1. Then, the DC component is removed by C3. And finally, the data passes through an integrator consisting of R8 and C2, and after voltage division, out to a cassette recorder AUX iack.

Figure 4-10 shows the write circuit of the cassette interface.




Figure 4-10. Write Circuit of Cassette Interface

Read Circuit

The signal input from the earphone jack of the cassette recorder passes through the clamp circuit consisting of D1 and D2, and then is input to the comparator circuit consisting of M2.

Finally, the signal is converted into the digital signal and sent to the SID terminal of the CPU. Figure 4-11 shows the read circuit.

In this circuit, D8 clamps the negative voltage output of the comparator.




Figure 4-11. Read Circuit of Cassette Interface

Remote Circuit

By writing-in data "1" into bit 1 of the output port specified by E0-EFH, the REMOTE terminal of the SLA5080F0U is changed to "H." Then T11 is switched ON and RY1 is energized. This controls the motor of the cassette recorder.




Figure 4-12. Remote Circuit of Cassette Interface

Printer Interface Circuit

The printer interface circuit conforms to Centronics standards. As shown in Figure 4-13, the BUSY signal from the printer is read from the PC2 of the 81C55. If the condition is not busy (PC2="L"), the 8-bit parallel data (PA0-PA7 from 81C55) is sent to the <u>printer</u>. Then, by writing-in data "1" into bit 1 of the output port specified by I/O address E0-EFH, the PSTB signal is generated in the SLA5080F0U and sent to the printer.

As soon as the printer receives this PSTB signal, the BUSY signal is changed to "H" indicating that the printer is busy. The CPU then waits for a while until this BUSY signal becomes "L." As soon as the printer prints the one character specified by the 8-bit parallel data, the BUSY signal becomes "L." Then, the CPU sends the next 8-bit parallel data.

If the printer is in ON LINE condition, the BUSY signal is "H" and sent to the CPU, passing through the PC1 of the 81C55. But, when in the OFF LINE condition, the BUSY signal is "L" and transmission of print data to the printer is inhibited by the CPU.




Figure 4-13. Printer Interface Circuit

Bar Code Reader Interface Circuit

The input signal from the bar code reader is subjected to waveform shaping, inverted by the Schmitt-type inverter (M1), and then sent to the PC3 terminal of the 81C55 and the RST 5.5 terminal of the CPU.

When the bar code reader reads the first white part of the bar code, a "L" level signal is generated, then inverted by M1. As soon as RST 5.5 interruption occurs, the CPU starts the data input operation, passing through the PC3 of the 81C55. As the bar code reader is moved across the bars, "H" and "L" signals (which correspond to white and black bars respectively) are generated continuously and inversion signals are sent to the PC3 of the 81C55 as the serial input data. Refer to Figure 4-14.




Figure 4-14. Bar Code Reader Interface Circuit

Buzzer Control Circuit

There are two ways to operate the buzzer. One is to sound the buzzer with the specified frequency by emitting a signal from the PB5 terminal of the 81C55 and the other, by using timer output (TO), and the BUZZER signal (PB2) of the 81C55. In addition, the BELL signal also acts as the control signal of the DC/DC converter circuit during the power-up sequence (refer to the Power Control Circuit).




Figure 4-15. Buzzer Control Circuit

Signal from the PB5 of the 81C55

When the PB2 of the 81C55 is "H," the buzzer sounds by repeated switching of the buzzer driving transistor. This is caused by "H", "L", "H", "L" . . . output signals from the PB5 synchronizing with the frequency for sounding the buzzer. This method is used for the BEEP command in BASIC.

Using the 81C55 Timer Output

In this method, the buzzer is made to sound by setting the 81C55 timer in the square wave output mode. To write the value corresponding to the sound frequency, the CPU assigns B4, B5, BC or BD to the I/O port address. This frequency is assigned by the first parameter of the SOUND command in BASIC.

If the above procedures are completed, the TO terminal of 81C55 outputs the square waves, and the PB2 of the 81C55 controls the length of the sound whenever the PB5 is "L." How long the sound is heard depends on the second parameter of SOUND command in BASIC.

Clock Control Circuit

A TIMER IC (RP5C01) on the memory PCB is used in the clock control circuit so that the current time and alarm time can be set and read by the commands in BASIC.

To set and read the time, the CPU assigns 90-9FH to the I/O port address.

In addition, because the back-up power VB is supplied to the TIMER IC, the clock and alarm functions are enabled even when the Tandy 200 is in the power-off condition.

Figure 4-16 shows the internal block diagram, and Table 4-2 shows the I/O port address assignment of each function. An internal 26 × 4-bit RAM is used as a buffer memory when the data is transmitted between RAM banks.




Figure 4-16. RP5C01 Internal Block Diagram

Address Assignment of RP5C01

MODE A3~A0	MODE 00					MODE 01					10	11
	Description	D3	D2	D1	D0	Description	D3	D2	D1	D0	100000	crip on
0	One sec. Counter						×	×	×	×		
1	Ten sec. Counter	×	1 1				×	×	×	×		
2	One min. Counter					Alarm One sec. Register	17.0%	12772	92441	1 00	10	11
3	Ten min. Counter	×				Alarm Ten min, Register	×					
4	One hour Counter					Alarm One hour Register						
5	Ten hours Counter	×	×			Alarm Ten hours Register	×	×			4bit	4bit
6	Day Counter	×				Alarm Day Register	×				×	×
7	One day Counter					Alarm One day Register					13	13
8	Ten days Counter	×	×			Alarm Ten days Register	×	×			CARRON	10000
9	One month Counter						×	×	×	×	RAM	RAN
A	Ten month Counter	×	×	×		12/24 Hours Selector	×	×	×			
В	One year Counter					Leap Year Counter	×	×				
С	Ten years Counter						×	×	×	×		
D	Mode Register	Timer EN	Alarm EN	М1	MO		Timer EN	Alarm EN	М1	МО	+	-
Е	Test Register	Test 3	Test 2	Test 1	Test 0		Test 3	Test 2	Test 1	Test 0		
F	Reset Controller	1 Hz ON	16 Hz ON	Timer	Alarm		1 Hz ON	16Hz ON	Timer	Alarm	+-	-
	etc.			Reset	Reset				Reset	Reset		

x: Don't care when writing, always "0" when reading.

Table 4-2. RP5C01 I/O Port Address Assignment

To set and read the time and alarm information, the CPU proceeds in the sequence following.




Figure 4-17. Flowchart for the TIMER IC

Serial Interface Circuit

The serial interface circuit supports asynchronous serial transmission/reception.

The heart of this circuit is the 82C51A (USART). It performs the job of converting the parallel byte data from the CPU to a serial data stream including start, stop and parity bits.

For a more detailed description of how this IC performs these functions, refer to Appendix C of this manual.

Figure 4-18 shows the functional block diagram of the serial interface circuit. In this figure, the TO signal, basic timing clock for the USART, defines the transmission/reception baud rate.

To transmit and receive the serial data from external devices, the RS232C signal selects either MODEM or RS-232C interface. During the MODEM operation, the ORGIS signal switches either the originate mode or answer mode for the MODEM IC.

The serial interface circuit is subdivided into the following circuits:

- RS-232C/MODEM Selection Circuit
- RS-232C Interface Circuit
- MODEM IC
- Transmission Filter Circuit
- Reception Filter Circuit
- MODEM Connector Circuit
- Tone Signal Generator Circuit




Figure 4-18. Functional Block Diagram of the Serial Interface

RS-232C/MODEM Selection Circuit

The $\overline{\text{RS}232\text{C}}$ signal (PB3 terminal of the 81C55) determines whether the serial port is to be used as RS-232C or as MODEM. When the $\overline{\text{RS}232\text{C}}$ signal is "L," the serial port is used as RS-232C. When the $\overline{\text{RS}232\text{C}}$ signal is "H," the port is used as MODEM.

The reception signal, including the control signal, is demultiplexed at M23. The transmission signal is multiplexed at M22.

During the RS-232C mode, the CD (Carrier Detect) signal is not used. To make this condition, pin 14 of M23 is connected to the ground.

During the MODEM mode, the RTS signal is used as the self-loopback signal and it is sent back to the CTS terminal. The DSR signal is not used in the Tandy 200 USA version, since the TD signal is always fixed to "H" level by the hardware. The CD signal selects the CDD signal from the RXCAR terminal of the MODEM IC. Because the CPU detects the carrier signal by counting the frequency of the CDD signal corresponding with the originate mode or answer mode. When a customer uses the tone dialer function, the DTR signal acts as the enable signal for the tone dialer IC.




Figure 4-19. RS-232C/MODEM Selection Circuit

RS-232C Interface Circuit

In the RS-232C transmission circuit, after the DC component is removed from the signals by the coupling capacitors, the signals are leveled to \pm 5V signals by the inverters connected in parallel, and then are output as RS-232C transmission signals. In the RS-232C reception circuit, the DSRR, CTSR, and RXR signals from the external RS-232C line are subjected to waveform shaping and inverted by M33, and then converted to +5V or ground level signals by the diodes. The signals are then demultiplexed at M23 and converted to CTS, DSR and RXD signals which are input to the 82C51A. The CD signal is not used in the Tandy 200.




Figure 4-20. RS-232C Interface Circuit

MODEM IC

The Tandy 200 employs the IC MC14412 as a MODEM control device. This IC modulates/demodulates data to be transmitted/received in accordance with frequencies suitable for originate or answer mode respectively.

The RXRATE and TYPE terminals of MC14412 (M8) are pulled up to VDD.

The baud rate is set to 300 bps, and the U.S. Standard is selected. Since the ECHO and SELF TEST terminals are not needed, they are connected to ground.

The PB6 terminal of the 81C55 outputs the enable signal (MEN) for the MODEM IC until the unit is in the MODEM mode.

In addition, the signal designated by the ORIG-ANS parameter in TELCOM mode is input to MODE input terminal, and it switches between the originate mode or the answer mode. This signal is output from the PB1 terminal of the 81C55.




Figure 4-21. MODEM IC and Peripheral Circuit

Transmission Filter Circuit

The DC component of the carrier output from the TXCAR terminal is removed by C50. The signal level is adjusted by the potentiometer VR1. The signal then passes through the transmission band-pass filter and is sent to the telephone line or the acoustic coupler.

The transmission filter circuit is composed of an active filter (consisting of an operation amplifier) and the intermediate frequency of the active filter is 1200 Hz which covers both originate mode and the answer mode.




Figure 4-22. Transmission Filter Circuit

Reception Filter Circuit

As shown in Fig. 4-23, the reception input signal is amplified when passing through coupling capacitor (C11), and amplified again as it passes through the 3-stage band-pass filter (composed of an active filter). The signal then passes through the comparator, and after being changed to a square wave, is input at the RXCAR terminal of MC14412. Also, to check a carrier signal, this signal is input to the demultiplexer M23 as the CDD signal in the RS-232C interface circuit. Intermediate frequencies of the 3-stage active filter are shown below. The switching of intermediate frequency for the originate and answer modes is accomplished by switching T1, T2 and T3 ON or OFF according to ORIG-ANS parameter in TELCOM mode, thus changing the input resistance of the filters.

On the other hand, three comparators consisting of M5 act as the carrier break down detector. The output of this circuit is "H" when a carrier signal has not been detected for the time specified by the C38 and R66.




Figure 4-23. Reception Filter Circuit

MODEM Connector Interface Circuit

When the acoustic coupler is used, the transmission and reception signals are directly connected to the connector (TXMC, RXMC). When the MODEM cable is used, they are connected to the secondary side of the driver transformer. The primary side of this transformer is connected to the telephone line via the connector (TXMD, RXMD).

The ACP-DIR switch is used in the MODEM mode, relay RY2 separates the telephone receiver audio input signal (TL) to prevent interference. RY3, another relay, separates the modem circuit and the telephone at the conclusion of use in the MODEM mode and is also used as an automatic dialer for the pulse type telephone line.




Figure 4-24. MODEM Connector Interface Circuit

Tone Signal Generator Circuit

The function of this circuit is to send tone-dial signals to the tone-type telephone line when the Tandy 200 is connected to that type of telephone line.

These functions described above are controlled by the IC TCM5089. The enable (TNE) signal input to this IC is created by NANDing the DTR signal and RS232C signal. That is, when the DTR signal becomes "H" during MODEM mode, this IC will be in the enable state.

Then the CPU writes the data to be dialed to the I/O port assigned by A0H – AFH.




Figure 4-25. Tone Signal Generator Circuit

LCD

The LCD used in the Tandy 200 is composed of electrodes in a matrix arrangement (128 common signals and 480 segment signals). Refer to Figure 4-26.

Because this LCD operates on a 1/64-duty time division drive, the upper 64 and lower 64 common signals are performed by the same timing.

This part is subdivided into following four sections:

- LCD Control Circuit
- LCD Common Driver
- LCD Segment Driver
- LCD Waveform

For a more detailed description of how the LCD operates and its basic construction, refer to Appendix C of this manual.

LCD Control Circuit

The LCD Control Circuit of the Tandy 200 consists of the LCDC (HD61830B) and 8K-byte RAM. The LCDC generates driving signals for LCD by receiving the instructions and data from the CPU. The driving signals for LCD are divided into two groups: one is the timing signal for the segment driver and common driver, another is the data to display.

The CLKL signal, divided 2.4576 MHz clock signal by two at M34, is supplied to the RC terminal of the LCDC.

One bit value of the 8K-byte RAM connected to LCDC corresponds to one dot of illumination or non-illumination on the LCD screen. These data are converted into the serial data D1 and D2 at the LCDC, and then sent to the segment driver.

Figure 4-26 shows the internal block diagram of HD61830B.




Figure 4-26. Internal Block diagram of HD61830B

The Common Driver (HD61103)

The Tandy 200 uses two common driver ICs: M507 and M508. M507 controls the upper half of the LCD screen and M508 controls the lower half of the LCD screen.

The FRM signal defines the periodic frequency of one-screen display, and determines 80 Hz for the Tandy 200.

The MB signal is used for changing the driver signal to AC. Because the continuous application of DC to the LCD would shorten the LCD element life.

The CL1 signal is used for the shift clock of the internal shift register.

Figures 4-27 and 4-28 show the internal block diagram of HD61103 and output waveform of HD61103.




Figure 4-27. Internal Block Diagram of HD61103




Figure 4-28. Output Waveform of HD61103

Segment Driver (HD61100)

The Tandy 200 uses six segment driver ICs(HD61100), and each IC has 80 output drivers.

HD61100 is a driver IC for the LCD display. It receives and latches the serial display data from the LCDC, and generates the segment driver signals.

The CL1, CL2, D1, D2 and MB signals are supplied from the LCDC. The CL1 signal is used for the latch clock of the internal 80 latches. Synchronizing with the fall of CL1, the segment driver signals corresponding to the display data are output.

The CL2 signal is used for the shift clock of the display data. The MB signal changes output signals to AC.

The D1 signal is the data to display on the upper half of the LCD screen and the D2 signal is the data to display on the lower half of the LCD screen.

Figures 4-29 and 4-30 show the internal block diagram of HD61100 and output waveform of HD61100.




Figure 4-29. Internal Block Diagram of HD61100




Figure 4-30. Output waveform of HD61100

LCD Waveform

In order to drive the liquid-crystal elements by the 1/64 duty line-sequential drive method, the LCD of the Tandy 200 makes sequential selection of the 64 scanning electrodes.

For each dot, the display signal passes through the signal electrodes and is applied 64 times for one display.

At this point, the signal is necessary at each dot only one time, and the signal for the other 63 times correspond to other dots on the same signal electrode.

The maximum voltage applied to the common electrode and segment electrode is the potential difference between V1 and V2.

In addition, "a" is the bias coefficient which determines from the standpoint of contrast, the maximum ratio between the illumination voltage and the non-illumination voltage. When that ratio is greatest in relation to the effective ON and OFF voltages, "a"=9.0.

Thus, for V1, V2, V3, V4, V5 and V6:

V1=VDD(+5V) V2=V0(approximately - 7V to - 10V) V3=VDD - 2V/a V4=VDD - (1 - 2/a)V V5=VDD - (1 - 1/a)V V6=VDD - V/a

Note: Absolute value of "V" equal absolute value of "VDD" plus absolute value of "V0".

Figure 4-31 shows the driving waveform for illumination and non-illumination.




Figure 4-31. Driving Waveform of LCD

Power Supply and Auto-Power ON/OFF Circuit

The power supply circuit develops the following voltages:

- VDD (+5 volts DC)
- VEE (-5 volts DC)
- VLCD (-10 volts DC)
- VB
- VIN
- VD
- VR
- VNICD

VDD is supplied to all of the ICs except the main memory, TIMER (RP5C01), M24, M25 and M26.

VEE is used as a negative power source for the operational amplifiers.

VLCD is supplied to the LCD PCB through T27 for the LCD driving voltage.

VB is supplied to the main memory, TIMER, M24, M25 and M26.

VR is used for the input voltage to the DC/DC converter circuit. When the internal circuit is modified for use of Nickel-Cadmium batteries, VIN is supplied to the four Nickel-Cadmium batteries installed into the battery compartment.

This power source charges the Nickel-Cadmium batteries whenever an AC adapter is connected to the Tandy 200.

Power Distribution

Figure 4-32 shows the power distribution of the Tandy 200. In this circuit, R165 is used as the current limiter during the charge. D11 protects the power supply from the reverse current. The power control circuit controls the DC/DC converter circuit corresponding with the POWER, ALM, PCS and BELL signals.




Figure 4-32. Power Distribution

DC/DC Converter

OT2 is a converter transformer which oscillates T20 and T21 and generates voltages at the secondary side of the transformer. At the same time the power is switched ON, a very slight collector current flows to T20 and T21. Also, voltage between pin 3 and pin 6 of the converter transformer is generated, and the T21 base potential becomes positive. In other words, the base polarity becomes biased in the forward direction. This voltage causes the T20 and T21 base current to flow, and the collector current is increased. When the current can no longer increase, because of transistor saturation and converter coil resistance, the voltage between pins 3 and 6 begins to attenuate, causing T20 and T21 to be cut off all at once because of the reverse playback action. Until immediately before the transistor is cut off, excitation current flows to the transformer. Because the current is suddenly dropped as a result of the transistor cut-off, a counter voltage is generated, the distributed capacity of the coil is changed, and, as a result, an oscillation voltage is generated at the base coil. Then, when the base potential progresses to a half cycle of the oscillation voltage, it is biased in the forward direction, T20 and T21 are switched ON once again. In this way, AC voltage corresponding to the number of windings is generated at the secondary side of the converter, and this voltage is rectified and smoothed by D13, D14, D15, C62, C63 and C64.

Low Power Detection Circuit

The low-power detection circuit illuminates an LED warning lamp when the battery voltage decreases. If it continues decreasing, the system power will be switched OFF just before the voltage becomes so low that the converter cannot operate.

There are about 20 minutes between the time when the LED lamp illuminates and the system is switched OFF.

Battery voltage is detected by splitting the resistance of R91, R92, R94 and R95. When battery voltage (VR) becomes $4.2V \pm 0.1V$, T18 is switched OFF. T19 is switched ON, T23 is driven, and the LED illuminates. (The LED is located on the keyboard PCB.)

In addition, the value of the detected voltage is changed by R93 because of difference between the output voltage of Alkaline-manganese and Nickel-Cadmium batteries.

The R1 and R2 signals are shorted on the memory PCB when the internal circuit is modified for use of Nickel-Cadminm batteries.




Figure 4-33. DC/DC Converter and Low Power Detection Circuit

Power Control Circuit

This circuit controls the oscillation of the DC/DC converter circuit by using T25. There are four methods to control the power ON/OFF. In this circuit, the VDD terminals of M24, M25 and M26 are connected to VB, since these ICs must operate in power-off condition.

1. Power-up using the POWER switch

If a customer presses the POWER switch on the keyboard during power-off condition, the following events occur:

- a. A positive short pulse is sent to the base of T32 through C70, then T32 is switched on.
- b. On the other hand, the BELL and RESET signals are "L" during power-off condition, but the input pin 8 of the gate M24 is pulled up to VB. Thus the output pin 10 of the gate M24 becomes "L," which enables the gate M25.
- c. T31 is switched on. This "H" level signal is supplied to the RESET terminal of the flip-flop M26 and then the flip-flop M26 is reset.
- d. The output pin 13 of the flip-flop M26 becomes "L" and T25 is switched off.
- e. The DC/DC converter circuit starts the oscillation, if the proper DC level of VR is supplied to this circuit.
- f. VDD reaches the specified DC level, T16 is switched off. At the same time, the LPS signal becomes "H" and is sent to the TRAP terminal of the CPU after inverted at M35.
- g. When VDD reaches a constant DC level to operate the CPU, T28 is switched on and T29 is switched off. The RESET signal becomes "H," then the CPU begins the "Warm-Start" process. After completion of the "Warm-Start," the CPU drops the BELL signal.
- h. The output pin 10 of the gate M24 becomes "H" and the output pin 10 of the gate M25 becomes "L", then the Tandy 200 will be able to operate.

2. Power-down using the POWER switch

If a customer presses the POWER switch on the keyboard during power-on condition, the following events occur:

- a. A positive short pulse is sent to the base of the T32 through C70, and then T32 is switched on.
- b. On the other hand, the cross-couple consisting of the gate M24 was set by the BELL signal in the last power-on sequence. Thus the output pin 11 of the gate M25 becomes "H."
- c. The flip-flop M26 is clocked by this "H" level signal. The output pin 2 of flip-flop M26 becomes "L."
- d. The LPS signal goes "L" and is sent to the TRAP terminal of the CPU after being inverted at M35.
- e. This signal notifies the CPU when the customer presses the POWER switch. The CPU starts the internal power-down process. After completion of this process, the CPU sends the PCS signal passing through the PB of the 81C55.
- f. Receiving the PCS signal, the output pin 4 of the gate M24 becomes "L."
- g. The flip-flop M26 is set. The output pin 13 of M26 becomes "H" and T25 is switched on.
- h. This causes the DC/DC converter to stop the oscillation. Then the Tandy 200 will not be able to operate.

3. Power-up using the ALM signal

The $\overline{\text{ALM}}$ signal becomes "L" when the time matches the value set by the POWER command in BASIC. The $\overline{\text{ALM}}$ signal is generated by the TIMER IC on the memory PCB. T31 is switched on by the "L" level $\overline{\text{ALM}}$ signal.

The remaining sequence follows the power-up using the POWER switch.

4. Power-down using the PCS signal

To control the power supply, the CPU sends the PCS signal if the automatic Power-Off limit reaches the value corresponding with the 1st parameter of the POWER command in BASIC. The remaining sequence follows the Power-Down using the POWER switch.

Reset Circuit

This circuit supplies the CPU RESET signal and also the RAMRST signal as the RAM protecting signal when the power decreases. R113 and C66 delay the introduction of input power so that T28 is switched on and T29 is switched off after VDD is activated, with the result that the RESET signal changed from "L" to "H." In the same way, the RAMRST signal is generated by T30 and changes from "H" to "L." Thermistor TH3 suppresses the RESET signal fluctuations due to temperature. T27 receives the signal during automatic power OFF, short-circuiting both end of C66, and resets the system. The RESET signal is active "L" and the RAMRST signal is active "H."




Figure 4-34. Power Control and Reset Circuit





Figure 4-35. Power-Up/Down Sequence


V. TROUBLESHOOTING

General Guidance

How to Make Use of This Section

If you have a problem or have to repair the Tandy 200, this section will be very helpful to you. If the location or condition of the malfunctions are clear, for instance, buzzer does not function, refer to the flowchart in the Troubleshooting Guide and find the number circled. Then, you will be able to find necessary information such as corresponding IC's and transistors for malfunction repair. After you complete malfunction repair, re-check each functional item according to the CHECK LIST. You can make use of the CHECK LIST even if the location and condition of the malfunction are not clear.





Checking Procedure

1. Doesn't work at all



Check the power

- Check to be sure that the batteries are in and that the AC adapter is connected.
- Is the memory back-up power switch ON?
- Is the power switch ON?

Check the power ON-OFF circuit.

- Check C70, T32, M25, C71, D18, M24, T31 and M26.
- Check M25, M26, C72 and D19.

Check the DC/DC converter circuit.

Is 3.6 – 8V applied to pin 1 of the converter transformer?
 (If not, check C55, C54, battery contacts and adapter jack.)

Check all output voltages.

- a) VDD...... +5V (if not, check D15, C64 and ZD1)
- b) VEE -5V (if not, check D14 and C63)
- c) VLCD..... -10V (if not, check D13 and C62)
- d) VB...... +5V (if not, check T24 and T26)

Is T20 oscillating?

(If not, check T21, T22, C60, R106, R105, R107 and T25)

Check the LPS signal?

- High level (+2.2V 5.3V)?
 (Check T16, T17, C52 and R88)
- Low level (0.8V 0.3V) ? (Check M35)

Check the RESET signal.


- Is it high level (+2.2V 5.3V)?If not, check T28, T29, T30 RESET signal.
- Is it low level (0.8V 0.3V)?
 If not, check T28, T29, T30, RESET signal.

Check the logic circuit.


- Check the CPU clock frequency. (XTAL3 terminal = 4.9152 MHz; CLK terminal = 2.4576 MHz) (If not, check XTAL3 and M19.)
- Try replaceing the LCD unit.
- Check all IC's.

END


2. Wake-up doesn't function




3. LCD doesn't function




4. Keys don't function




5. Buzzer doesn't function




6. Clock doesn't function







8. Memory protection doesn't function



9. Printer interface doesn't function




10. Cassette interface doesn't function




11. B.C.R. interface doesn't function

END











Check transmit side.

Check if a modulation signal is output to connector pin 5 (during coupler mode) or pin 7 (during direct mode) during transmission. Then check if the receiver carrier is input to the M8 RX CAR terminal (pin 1).

(If not, check M20, M2, T15, OT1 and RY3.)

Check receive side.

Check to be sure that the modulation signal is input to M8 pin 1 (RX CAR) during data reception.

(If not, check M3, M4, OT1, T1, T2, T3, T9 and RY3. If it is input, check M20.)

Check the automatic pulse dialer.

Check RY2, RY3, T12, T15, M12 (PB7 port) and M17 (TELON sig. 57pin).

Check the automatic tone dialer.

Check M11, XTAL2, R86, C48, C49, M17 (TDD0-TDD7 signal)

OT1, RY2, RY3, T12, T15, M12 (PB7 port), M17 (TELON sig. 57pin) M35, M22 and M20.



14. Check system again



Check unit again as described in the Troubleshooting Guide.

Check List

After completing all repairs and adjustment, check all functions according to the Test Program as shown below. Before beginning the checking, initialize the RAM contents by performing a cold start. Refer to "(5) Reset function test".

(1) Wake-up check (in BASIC mode)

10 TIME\$ = "00 : 00 : 55"

20 POWER "00:01:00"

30 POWER OFF

After executing above program, it will be powered OFF and then powered ON after five seconds.

(2) Buzzer and LCD check (in BASIC mode)

10 FOR I = 0 TO 255

20 PRINT CHR\$ (I);

30 NEXT I

40 END

Operation

After 1 beep and the LCD display clears, all characters are displayed.

- (3) Clock test (in BASIC mode)
 - (a) Setting the year, month, date, day, hour and second:

Year, month, date setting: DATE\$ = "MM/dd/YY"

Day setting: DAY\$ = "day" (example:Sunday = SUN)

Hour, minute, scond setting: TIME\$ = "HH: MM: SS"

(b) Confirmation of set data

Return to menu executing MENU command, and then check to be sure that the calendar data changes to set data.

(4) Keyboard test

Refer to character code table in the Appendix B and check that all keys are input.

- (5) Reset function test (memory protection test)
 - (a) Warm start

Press the RESET switch on the rear of the case or switch the POWER switch to ON, and check that initialization is made. Also check, however that the saved USER files are not erased.

(b) Cold start

While pressing the CTRL and PAUSE keys, press the RESET switch and check that all USER files are initalized.

(6) Printer interface test (in BASIC mode)

Input the characters to be printed out on the LCD display, and then, when the hard copy key PRINT is pressed, the displayed characters will all be printed out.

(7) Cassette interface test (in BASIC mode)

Input a suitable program, save it on cassette (by CSAVE "file name"), and then read out the saved program (by CLOAD "file name") and check it.

(8) For the RS-232C and MODEM tests, prepare two units and make the tests while referring to the section concerning communications in the Operation Manual.

VI. PARTS LIST/ EXPLODED VIEW




Figure 6-




Figure 6-1. Exploded View

Ref. No.	Desc	RS Part No.	Mfr's Part No.	
C66	Capacitor, Electrolytic	1μF/50V/±20%		CEVG010ALN
C67	Capacitor, Ceramic	3300pF/50V/±10%		CFPD332KB%
268	Capacitor, Ceramic	1000pF/50V/±10%		CFPD102KB%
C69	Not used	1000p1/301/2100		OI I DI OZNO
C70	Capacitor, Ceramic	560pF/50V/±10%	CD-561KJCP	CFPD561KP%
C71	Capacitor, Ceramic	0.047μF/50V/+80 -20%	CD JOIROCI	CFPD473ZF%
C72	Capacitor, Ceramic	560pF/50V/±10%	CD-561KJCP	
C73	Capacitor, Ceramic	1000pF/50V/±10%	CD-301KUCF	CFPD102KB%
C74	Capacitor, Ceramic	1000pF/50V/±10%		CFPD102KB%
C75	Capacitor, Ceramic	0.047µF/50V/+80 -20%		CFPD473ZF%
C76	Capacitor, Tantalum	[2] 가게지, 맛이다라지다. 사용하나네요		
C77		1μF/10V/±20%		CSPC010MLN
	Capacitor, Ceramic	0.01μF/50V/±10%		CFPD103KB%
C78	Capacitor, Ceramic	10pF/50V/±0.5%		CFPD100DC%
C79	Capacitor, Ceramic	10pF/50V/±0.5%		CFPD100DC%
C80	Not used			
C81	Capacitor, Electrolytic			CEVD330ALN
C82	Capacitor, Ceramic	100pF/50V/±10%		CFPD101K0%
C83	Capacitor, Ceramic	1000pF/50V/±10%		CFPD102KB%
C84	Not used	Security Arms of Williams Applications Security		
C85	Capacitor, Ceramic	0.1μF/25V/+80 -20%		CFPC104ZF%
C86	Capacitor, Mylar	0.039µF/50V/±5%		CQVB393JTN
C87	Capacitor, Mylar	0.039μF/50V/±5%		CQVB393JTN
C88	Capacitor, Mylar	0.039µF/50V/±5%		CQVB393JTN
C89-C99	Capacitor, Ceramic	0.1µF/25V/+80 -20%		CFPC104ZF%
C100	Not used	60-2409-46-000-07-07-07-07-07-07-07-07-07-07-07-07		
C101	Not used			
C102	Capacitor, Ceramic	0.1μF/25V/+80 -20%		CFPC104ZF%
C103	Capacitor, Ceramic	100pF/50V/±10%		CFPD101K0%
C104	Not used			
C105	Capacitor, Tantalum	10μF/6.3V/±20%		CSPB100MLN
C106	Not used	10,417,01017		
C107	Capacitor, Tantalum	10μF/6.3V/±20%		CSPB100MLN
C108	Capacitor, Tantalum	10μF/6.3V/±20%		CSPB100MLN
C109	Capacitor, Ceramic	33pF/50V/±10%		CFPD330KP%
(capacitoi, ceramic	33pr/301/2108		CIT DOSORI 6
C118				
C119	Not used			
C120	Capacitor, Ceramic	0.1µF/25V/+80 -20%		CFPC104ZF%
C121	Capacitor, Ceramic	0.1µF/25V/+80 -20%		CFPC104ZF%
C122	Capacitor, Mylar	0.047µF/50V/+80 -20%		CQVB473JTN
C123	Capacitor, Ceramic	0.1µF/25V/+80 -20%		CFPC104ZF%
	oupdoing, columns	3.12		
CONNEC	TORS			
CN1	Jack, Junction to BCR			YJF09S039Z
CN1	Jack, Junction to CMT			YJF08S033Z
CN2 CN3	Jack, Junction to Modem			YJF08S034Z
			37 7633	
CN4	Jack, Junction to Print		AJ-7632	YJF26S011Z
CN5	Jack, Junction to AC Ad	AND THE RESERVE OF THE PROPERTY OF THE PROPERT	AJ-7627	YJB03S007Z
CN6	Jack, Junction to Syste	m bus	AJ-7634	YJF40S013Z
CN7	Jack, Junction to LCD		AJ-7629	YJF10S066Z
CN8	Jack, Junction to RS-23		AJ-7631	YJF25S019Z
CN9	Jack, Junction to Buzze	r	AJ-7628	YJF02S077Z
CN10	Jack, Junction to LED			YJF02S041Z
CN11	Not used			
CN12	Jack, Junction to Keybo	ard	AJ-7630	YJF22S015Z
CN13	Jack, Junction to Memor	y PCB	AJ-7633	YJF40S012Z
	Connector and Cord Ass'		AW-3266	ACCNM08GEA
CN14				

Main PCB Assembly

Ref. No.	Description			RS Part No.	Mfr's Part No
CAPACIT	ORS				1
C1	Capacitor,	Mylar*	5600pF/50V/±5%		CQVB562JTN
C2	Capacitor,		0.047µF/50V/±5%		CQVB473JTN
C3	Capacitor,		0.1µF/50V/±5%		CQVB104JTN
C4 /	Capacitor,		0.047µF/50V/+80 -20%		CFPD473ZF%
25	Capacitor,		0.1µF/25V/+80 -20%		CFPC104ZF%
26	Capacitor,		0.1µF/25V/+80 -20%		CFPC104ZF%
27	Not used		The state of the s		
C8	Not used				
C9	Capacitor,	Ceramic	0.1µF/25V/+80 -20%		CFPC104ZF%
C10	Capacitor,		0.1µF/25V/+80 -20%		CFPC104ZF%
C11	Capacitor,		0.047µF/50V/±5%		COVB473JTN
C12	Capacitor,		4700pF/100V/±1%		CQPC472FEN
C13	Capacitor,		4700pF/100V/±1%		CQPC472FEN
C14	Capacitor,		220pF/50V/±10%	CD-221KJCP	CFPD221KB%
C15	Capacitor,		68pF/50V/±10%	CD-680KJCP	CFPD680K0%
C16-C24	Not used	oca dina o	oop://oo// =100		OI I DOOOLO
C25	Capacitor,	Poly Film	4700pF/100V/±1%		CQPC472FEN
C26	Capacitor,		4700pF/100V/±1%		CQPC472FEN
C27	Not used	rory rram	1/0001/1001/110		CQLC4/21 III
C28	Capacitor,	Poly Film	4700pF/100V/±1%		CQPC472FEN
C29	Not used	LOLY LILM	470001710077110		CQI C4/ZI BI
C30	Capacitor,	Poly Film	4700pF/100V/±1%		COPC472FEN
C31			220µF/16V/±20%		CEVD221ALN
C32		Electrolytic			CEVG010NLX
C33		Electrolytic			CEVGOTONLX
C34	Not used	Electiolitic	Ιμι / 50 / 120 θ		CEAGOTOMPY
C35	Capacitor,	Coramia	0.1µF/25V/+80 -20%		CFPC104ZF9
C36	Capacitor,		0.1µF/25V/+80 -20%		CFPC104ZF4
C37	Capacitor,		0.012μF/50V/±10%	CD-123KJCP	CFPD123KB9
C38	Capacitor,		6800pF/50V/+80 -20%	CD 125KUCI	CFPD682ZF%
C39	Capacitor,		0.1µF/25V/+80 -20%		CFPC104ZF
C40	Capacitor,		0.1μF/25V/+80 -20%		
C41	Capacitor,		0.1μF/25V/+80 -20%		CFPC104ZF9
C42	The state of the s		0.047µF/50V/+80 -20%		
C43	Capacitor, Not used	Ceramic	0.04/µF/30V/+80 -20%		CFPD473ZF9
C44	Not used				
C45		Comamia	0.047.08/500/490 -309		GDDD 473750
C46	Capacitor,		0.047μF/50V/+80 -20%		CFPD473ZF%
	Capacitor,		0.047µF/50V/+80 -20%		CFPD473ZF9
C47	Capacitor,		0.1µF/25V/+80 -20%		CFPC104ZF%
C48	Capacitor,		20pF/50V/±10%		CFPD200KP9
C49	Capacitor,		20pF/50V/±10%		CFPD200KP9
C50	Capacitor,	POLY FILM	4700pF/100V/±1%		CQPC472FEN
C51	Not used	G	0.1		GEDGI O 4GEO
252	Capacitor,		0.1µF/25V/+80 -20%		CFPC104ZF%
C53	Capacitor,		0.1µF/25V/+80 -20%		CFPC104ZF%
C54	Capacitor,		0.047μF/50V/+80 -20%		CFPD473ZF%
255			470μF/16V/±20%		CEVD471UMN
256	Capacitor,	Ceramic	0.047μF/50V/+80 -20%		CFPD473ZF%
257	Not used				
C58	Not used		0.01 7 (501) (1.5-		
259	Capacitor,		0.01μF/50V/±5%	10.4	CQVB103JTN
260		75	470pF/100V/±5%	CC-471JLGP	CQPC471JTN
261	Capacitor,		0.1μF/25V/+80 -20%		CFPC104ZF9
262			33μF/16V/±20%		CEVD330ALN
263			33μF/16V/±20%		CEVD330ALN
C64	The state of the s	Figure 1 - Control of the second of the seco	470μF/6.3V/±20%		CEVB471ALN
C65	Capacitor,	Electrolytic	0.047µF/50V/+80 -20%		CFPD473ZF%

^{*} Mylar is a registered trademark of E. I. Du Pont de Nemours and Company.

Ref. No.	Description		RS Part No.	Mfr's Part N
DIODES				
D1~D5	Diode, Silicon, 182076			QDSS2076#B
D6	Not used			·
D7	Not used			
D8	Diode, Silicon, 1S2076			QDSS2076#B
D9	Diode, Silicon, 1S2076			QDSS2076#B
D10	Diode, Silicon, 182076			1.77
D11	Diode, Silicon, ERA81-004			QDSS2076#E
D12	Diode, Silicon, 182076			QDS81004X2
D12	Diode, Silicon, ERA81-004			QDSS2076#E
D13	Diode, Silicon, ERAS1-004			QDS81004X2
D14	Diode, Silicon, ERA81-004			QDS81004X2
D16~D25				QDS81004X2
D10~D25	blode, Silicon, 182076			QDSS2076#E
COILS			1	
L1	Coil, Troidal, SNH13-0401-2			LWD700101A
L2	Not used			
L3	Coil, RF, BP53BH3510045BA			LBADG5205A
L4	Coil, RF, BP53BH3510045BA			LBADG5205A
L5	Coil, RF, BP53BH3510045BA			LBADG5205A
INTEGRA	TED CIRCUITS			
M1	IC, C-MOS, Schmitt Trigger	HD14584BFP	*	QQF14584AB
M2	IC, Bipolar, Op-Amp.	TL064		QQF00064AU
м3	IC, Bipolar, Op-Amp.	TL062		QQF00062AU
M4	IC, Bipolar, Op-Amp.	TL064		QQF00064AU
M5	IC, Bipolar, Comparator	LA6339M		QQF06339AC
M6	IC, Hi-speed C-MOS, OR Gate	TC40H032F		QQF40032AT
M7	IC, Hi-speed C-MOS, Inverter	TC40H004F		QQF40004AT
M8	IC, C-MOS, Modem	MC14412VP	AMX-5808	QQ014412AM
M9	IC, Hi-speed C-MOS, Buffer	TC40H367F		QQF40367AT
M10	IC, Hi-speed C-MOS, Buffer	TC40H367F		QQF40367AT
M11	IC, C-MOS, Tone Dialer	TCM5089	MX-6491	QQ005089AU
M12	IC, C-MOS, PIO	MSM81C55RS	10.000 10.000	QQ008155A5
M13	IC, C-MOS, ROM	HM61364 or	MX-6485	QQ061364BB
		SMM2365		QQ002365AZ
M14	IC, C-MOS, ROM	HN613256P or	MX-6484	QQ061325SB
	ic, c noo, non	SMM2326		QQ001325BZ
M15	IC, C-MOS, ROM	HN613256 or	MX-6483	QQ061325RB
MIS	ic, c Mos, Rom	SMM2326	HA 0405	QQ001325RB
M16	IC, C-MOS, RAM		MX-6481	QQ002326A2
	7.	HM6264P-15		~~
M17	IC, C-MOS, Gate Array	SL5080FOU	MX-6479	QQF05080AZ
M18	IC, C-MOS, LCD Driver	HD61830B	MX-6480	QQF61830AB
M19	IC, C-MOS, CPU	MSM80C85ARS	AMX-5806	~~
M20	IC, C-MOS, USART	MSM82C51ARS	MX-6482	QQ008251A5
M21	IC, C-MOS, Schmitt Trigger	HD14584BFP		QQF14584AB
M22	IC, Hi-speed C-MOS, OR Gate	TC40H032F		QQF40032AT
M23	IC, Hi-speed C-MOS, Selector	TC40H157F	1202200 HEVENS VIEW	QQF40157AT
M24	IC, C-MOS, NAND Gate	TC4011F or	MX-5444	QQF04011BT
		MN4011BS or		QQF04011AN
		HD14011BFP		QQF04011CB
M25	IC, C-MOS, NAND Gate	TC4001F or		QQF04001BT
		MN4001BS or		QQF04001AN
		HD14001BFP		QQF04001CB

Ref. No.	Description			RS Part No.	Mfr's Part No.	
M26	IC, C-MOS, D-Flip-Flop TC4013F or				QQF04013BT	
			MN4013BS or		QQF04013AN	
			HD14013BFP		QQF04013CB	
M27	IC, Hi-speed C-MOS, Bu	ıffer	TC40H245F		QQF40245AT	
M28	Not used				STATE!	
M29	IC, Hi-speed C-MOS, OF	Gate	TC40H032F		QQF40032AT	
M30	IC, Hi-speed C-MOS, Bu	nffer	TC40H367F		QQF40367AT	
M31	Not used					
M32	IC, Hi-speed C-MOS, Bu	ıffer	TC40H367F		QQF40367AT	
M33	IC, C-MOS, Schmitt Tri	.gger	HD14584BFP		QQF14584AB	
M34	IC, C-MOS, Binary Coun	iter	TC4020BF or	MX-5364	QQF04020AT	
	The second secon		HD14020BFP		QQF04020BB	
M35	IC, Hi-speed C-MOS, In	verter	TC40H004F		QQF40004AT	
TRANSF	ORMERS					
OT1	Transformer, Converter		· · · · · · · · · · · · · · · · · · ·		TCA9RZ0423	
OT2	Transformer, Modem, AC			ATB-0499	TDZ19A002K	
012	Transformer, Nodem, Ac	. 10001		AIS 0433	1021980028	
RESISTO	RS					
R1	Resistor, Chip	100 ohm	/1/8W/±5%		RJ8APJ101%	
R2	Resistor, Chip		m/1/8W/±5%		RJ8APJ104%	
R3	Resistor, Chip		/1/8W/±5%	1000	RJ8APJ391%	
R4	Resistor, Chip		/1/8W/±5%	ND-0181EBB	RJ8APJ621%	
R5	Resistor, Chip		m/1/8W/±5%		RJ8APJ332%	
R6	Resistor, Chip		/1/8W/±5%	ND-0288EBB	RJ8APJ123%	
R7	Resistor, Chip		/1/8W/±5%	ND-0181EBB	RJ8APJ621%	
R8	Resistor, Chip		m/1/8W/±5%		RJ8APJ222%	
R9	Resistor, Chip		/1/8W/±5%		RJ8APJ333%	
R10	Resistor, Chip		1/8W/±5%		RJ8APJ102%	
R11	Resistor, Chip		/1/8W/±5%		RJ8APJ683%	
R12	Resistor, Chip		/1/8W/±5%		RJ8APJ333%	
R13	Resistor, Chip		m/1/8W/±5%	ND-0384EBB	RJ8APJ154%	
R14	Not used	20011	,,,	112 0201222	110011101010	
R15	Resistor, Chip	1K ohm/	1/8W/±5%		RJ8APJ102%	
R16	Resistor, Chip		/1/8W/±5%		RJ8APJ333%	
R17	Not used	Jose Orme,	7 17 0117 23 0		10011103330	
R18	Not used					
R19	Resistor, Metal Film	73 2K 0	hm/1/4W/±1%	2	RQBPF7322X	
R20	Resistor, Metal Film		m/1/4W/±1%		RQBPF5903X	
R21	Resistor, Chip		m/1/8W/±5%		RJ8APJ474%	
R22	Resistor, Chip		/1/8W/±5%		RJ8APJ333%	
R23	Resistor, Chip		m/1/8W/±5%		RJ8APJ474%	
R24	Resistor, Chip		1/8W/±5%	ND-0297EBB		
R25	Resistor, Metal Film	9	nm/1/4W/±1%	MD-0291PDB	RQBPF3322X	
R26	Resistor, Metal Film				RQBPF5232X	
R27	Resistor, Metal Film	52.3K ohm/1/4W/±1%		N-01568EE	RQBPF3232X RQBPF2803X	
R28	Resistor, Carbon	280 ohm/1/4W/±1%		M OTOGEE	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
R29	Resistor, Carbon	10K ohm/1/4W/±5% 2.2K ohm/1/4W/±5%		15.7	RD25PJ103X	
R30	Resistor, Metal Film		n/1/4W/±3% n/1/4W/±1%		RD25PJ222X	
R31	Not used	722K OIII	11/ 1/ 4W/ -15		RQBPF4223X	
R32	Resistor, Chip	1 00	m/1 /9W/+Ea	מתמו למתו למת	DTOXDTIOOC	
R33	Resistor, Chip Resistor, Metal Film		m/1/8W/±5%	ND-00210EBB	RJ8APJ182%	
R34	[Handan Sangaran Market Sangaran Sangaran Sangaran Sangaran Market Sangaran Sangaran Sangaran Sangaran Sangara		n/1/4W/±1%	- 1 - 12	RQBPF3301X	
	Resistor, Metal Film		n/1/4W/±1%		RQBPF1301X	
R35	Resistor, Metal Film		nm/1/4W/±1%		RQBPF2051X	
R36	Resistor, Metal Film		/1/4W/±1%		RQBPF8060X	
R37	Resistor, Metal Film	1.5K ohr	n/1/4W/±1%	1	RQBPF1501X	

Ref. No.			Desc	ription	RS Part No.	Mfr's Part No	
	Resistor,	Metal Fi	lm	665 ohm/1/4W/±1%		RQBPF6650X	
R39~R43	Not used					155d	
R44	Resistor,	Chip		10K ohm/1/8W/±5%		RJ8APJ103%	
R45	Not used				1		
R46	Resistor,	Chip		10K ohm/1/8W/±5%	1	RJ8APJ103%	
R47	Not used						
R48	Resistor,	Chip		10K ohm/1/8W/±5%		RJ8APJ103%	
R49~R57	Not used						
R58	Resistor,			1.8K ohm/1/8W/±5%	ND-0210EBB	RJ8APJ182%	
R59	Resistor,			470K ohm/1/8W/±5%		RJ8APJ474%	
R60	Resistor,	_		10K ohm/1/8W/±5%		RJ8APJ103%	
R61	Resistor,	-		33K ohm/1/8W/±5%		RJ8APJ333%	
R62	Resistor,			22K ohm/1/8W/±5%		RJ8APJ223%	
R63	Resistor,			750K ohm/1/8W/±5%	ND-0439EBB	RJ8APJ754%	
R64	Resistor,	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		56K ohm/1/8W/±5%		RJ8APJ563%	
R65	Resistor,			22K ohm/1/8W/±5%		RJ8APJ223%	
R66	Resistor,			1M ohm/1/8W/±5%		RJ8APJ105%	
R67	Resistor,			$3.3K \text{ ohm}/1/8W/\pm 5\%$		RJ8APJ332%	
R68	Resistor,			100K ohm/1/8W/±5%		RJ8APJ104%	
R69	Resistor,	***	-	10K ohm/1/8W/±5%		RJ8APJ103%	
R70	Resistor,	100		200K ohm/1/8W/±5%	ND-0392EBB		
R71	Resistor,			15M ohm/1/4W/±5%		RD25PJ156X	
R72	Resistor,	-		33K ohm/1/8W/±5%		RJ8APJ333%	
R73	Resistor,			68K ohm/1/8W/±5%		RJ8APJ683%	
R74	Resistor,			3.3K ohm/1/8W/±5%		RJ8APJ332%	
R75	Resistor,			68K ohm/1/8W/±5%		RJ8APJ683%	
R76	Resistor,	Chip		3.3K ohm/1/8W/±5%		RJ8APJ332%	
R77~R80	THE PROPERTY OF THE PROPERTY O	750 p.10g		Secretaria Sec. Security Secretaria (Sec.)		E-95-1-40-9-3000000000000000000000000000000000	
R81	Resistor,			68K ohm/1/8W/±5%		RJ8APJ683%	
R82	Resistor,	Chip		$3.3 \text{K ohm}/1/8 \text{W}/\pm 5 \text{\%}$		RJ8APJ332%	
R83	Not used						
R84	Not used						
R85	Not used	CI I		111 1 12 102 115			
R86	Resistor,	Chip		1M ohm/1/8W/±5%		RJ8APJ105%	
R87	Not used	CI.		567 1 12 10 10 10 10 10 10 10 10 10 10 10 10 10		D.703.D.756.0-	
R88 R89	Resistor,			56K ohm/1/8W/±5%		RJ8APJ563%	
	Resistor,	1000		1.8K ohm/1/8W/±5%	ND-0210EBB	RJ8APJ182%	
R90 R91	Resistor,	100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1	47K ohm/1/8W/±5%		RJ8APJ473%	
R92	Resistor,			150K ohm/1/4W/±1%		RQBPF1503X	
	Resistor,			2.7K ohm/1/4W/±1%	. 0760000	RQBPF2701X	
R93 R94	Resistor, Resistor,			94.4K ohm/1/4W/±1%	N-0762BEE	RQBPF9442X	
R95			. Im	22.6K ohm/1/4W/±1%		RQBPF2262X	
R96	Resistor, Resistor,			15K ohm/1/8W/±5%	N-0297EBB	RJ8APJ153%	
R97	(7)	-		150K ohm/1/8W/±5% 10K ohm/1/8W/±5%	ND-0384EBB	RJ8APJ154%	
R98	Resistor, Resistor,			100K ohm/1/8W/±5%		RJ8APJ103% RJ8APJ104%	
R99	Resistor,			180K ohm/1/8W/±5%		RJ8APJ184%	
R100	Resistor,			1.8K ohm/1/8W/±5%	ND-0210EBB	RJ8APJ182%	
R100	Resistor,			150K ohm/1/8W/±5%	ND-0210EBB ND-0384EBB	RJ8APJ154%	
R101	Resistor,	100 mm		10K ohm/1/8W/±5%	ND -0304EBB	RJ8APJ103%	
R103	Resistor,	\$1000 m \$100 mm m		470 ohm/1/8W/±5%	ND-0169EBB	RJ8APJ471%	
R104	Resistor,	The second secon		470 Ohm/1/8W/±5%	ND-0169EBB	RJ8APJ471%	
R104	Resistor,			47K ohm/1/8W/±5%	MD OTOSEBB	RJ8APJ471%	
R105	Resistor,	77		270 ohm/1/8W/±5%	ND-0155EBB	RJ8APJ271%	
R107	Resistor,	377		10K ohm/1/8W/±5%	MD_0133EBB	RJ8APJ103%	
R108	Resistor,			1K ohm/1/8W/±5%		RJ8APJ103%	
R109	Resistor,	-		10K ohm/1/8W/±5%		RJ8APJ102*	
R110	Resistor,			22K ohm/1/8W/±5%		RJ8APJ103%	
R111	Resistor,			33K ohm/1/8W/±5%		RJ8APJ223*	
	TCDIBCOI!	b		JJA OIIII/ 1/ OW/ 136		MUOAPU 3338	

Ref. No.	146.		Description	Autor ay-	RS Part No.	Mfr's Part No
R112	Resistor,	Chip	10K ohm/1/8W/±5%			RJ8APJ103%
R113	Resistor,		10K ohm/1/8W/±5%			RJ8APJ103%
R114	Resistor,	- 33 5 Km - W	100 ohm/1/8W/±5%			RJ8APJ101%
R115	Resistor,		82K ohm/1/8W/±5%			RJ8APJ823%
R116	Resistor,	(10 10 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	33K ohm/1/8W/±5%			RJ8APJ333%
R117	Resistor,		1M ohm/1/8W/±5%			RJ8APJ105%
R118	Resistor,		10K ohm/1/8W/±5%			RJ8APJ103%
R119	Resistor,		15K ohm/1/8W/±5%			RJ8APJ153%
R120	Resistor,		15K ohm/1/8W/±5%			RJ8APJ153%
R121	Resistor,		33K ohm/1/8W/±5%			RJ8APJ333%
R122	Resistor,	-	33K ohm/1/8W/±5%			RJ8APJ333%
R123	Resistor,		10K ohm/1/8W/±5%			RJ8APJ103%
R124	Resistor,	200	150K ohm/1/8W/±5%		ND-0384EBB	RJ8APJ154%
R125	Resistor,		33K ohm/1/8W/±5%			RJ8APJ333%
R125	Resistor,		33K ohm/1/8W/±5%			RJ8APJ333%
R127	Resistor,	5 (3 kg) - 10 (3 1 2 k g)	33K ohm/1/8W/±5%			RJ8APJ333%
R128	Resistor,	10 mm	510K ohm/1/8W/±5%		ND-0428EBB	RJ8APJ514%
			510K Ohm/1/CW/±5%		ND-0428EBB	RJ8APJ514%
R129	Resistor,		33K ohm/1/8W/±5%		ND 0420EDD	RJ8APJ333%
R130	Resistor,					RJ8APJ333%
R131	Resistor,		33K ohm/1/8W/±5% 33K ohm/1/8W/±5%			RJ8APJ333%
R132	Resistor,	-				RJ8APJ104%
R133	Resistor,		100K ohm/1/8W/±5%			RJ8APJ333%
R134	Resistor,		33K ohm/1/8W/±5%		ND 0420EDD	
R135	Resistor,		510K ohm/1/8W/±5%		ND-0428EBB	RJ8APJ514%
R136	Resistor,		100 ohm/1/8W/±5%			RJ8APJ101%
R137	Resistor,	Chip	150K ohm/1/8W/±5%			RJ8APJ154%
R138	Not used	1010 W				
R139	Resistor,		33K ohm/1/8W/±5%			RJ8APJ333%
R140	Resistor,	Chip	1K ohm/1/8W/±5%			RJ8APJ102%
R141						
?			13.9			D 707 D 73330
R144	Resistor,		33K ohm/1/8W/±5%			RJ8APJ333%
R145	Resistor,	Chip	3.3K ohm/1/8W/±5%			RJ8APJ332%
R146	Not used					
R147						
ζ	100 N H	2576 102				D 703 D 73 3 3 4
R154	Resistor,	Chip	33K ohm/1/8W/±5%			RJ8APJ333%
R155	Resistor,		100K ohm/1/8W/±5%			RJ8APJ104%
R156	Resistor,		100K ohm/1/8W/±5%			RJ8APJ104%
R157	Resistor,	_	100K ohm/1/8W/±5%			RJ8APJ104%
R158	Resistor,		330 ohm/1/8W/±5%		ND-0159EBB	RJ8APJ331%
R159	Resistor,	Chip	330 ohm/1/8W/±5%		ND-0159EBB	RJ8APJ331%
R160	Resistor,	Chip	330 ohm/1/8W/±5%		ND-0159EBB	RJ8APJ331%
R161	Resistor,	Chip	6.2K ohm/1/8W/±5%		ND-0260EBB	RJ8APJ622%
R162	Resistor,	Chip	18K ohm/1/8W/±5%		ND-0303EBB	RJ8APJ183%
R163	Not used					
R164	Resistor,	Chip	1.8K ohm/1/8W/±5%		ND-0210EBB	RJ8APJ182%
R165	Resistor,	Carbon	$27 \text{ ohm}/1/2W/\pm 5\%$			RD50TJ270X
R166	Resistor,	Chip	4.7K ohm/1/8W/±5%			RJ8APJ472%
R167	Resistor,	Chip	$33K \text{ ohm}/1/8W/\pm 5\%$			RJ8APJ333%
R168	Resistor,		22 ohm/1/8W/±5%			RJ8APJ220%
R169	1.5	977			-	
3						
R193	Resistor,		100K ohm/1/8W/±5%		i i	RJ8APJ104%
R194	Resistor,		1K ohm/1/8W/±5%			RJ8APJ102%
R195	Resistor,	Chip	1K ohm/1/8W/±5%		gs 693553776603775-15	RJ8APJ102%
R196	Resistor,	12/10/20	6.2K ohm/1/8W/±5%		ND-0260EBB	RJ8APJ622%
R197	Resistor,		18K ohm/1/8W/±5%		ND-0303EBB	RJ8APJ183%
R198	Resistor,		6.2K ohm/1/8W/±5%		ND-0260EBB	RJ8APJ622%

Ref. No.	Description	RS Part No.	Mfr's Part No	
R199 R200	Resistor, Chip 18K ohm/1/8W/±5%	ND-0303EBB	RJ8APJ183%	
R211 R212 R213	Resistor, Chip 100K ohm/1/8W/±5% Resistor, Chip 56K ohm/1/8W/±5% Resistor, Chip 47 ohm/1/8W/±5%		RJ8APJ104% RJ8APJ563% RJ8APJ470%	
R214 R215 R216 R218	Resistor, Chip Resistor, Chip Resistor, Chip Resistor, Chip Resistor, Chip Resistor, Metal Oxide 1.2K ohm/1/8W/±5% 150K ohm/1/8W/±5% 100 ohm/1/8W/±5% 33 ohm/1/2W/±5%	ND-0384EBB	RJ8APJ122% RJ8APJ154% RJ8APJ101% RGHASJ330B	
RESISTO	R ARRAYS			
RA1	Resistor Array 100K ohm x 8/1/8W/±20%		RAB104M08X	
RA2	Resistor Array 33K ohm x 4/1/8W/±20%	ARX-0419	RAB333M04X	
RA3	Resistor Array 100K ohm x 4/1/8W/±20%	ARX-0418	RAB104M04N	
RELAYS				
RY1	Relay FBR21D05-P	AR-8167	ZRA266001Z	
RY2	Relay RY-5W	AR-8168	ZRA266101Z	
RY3	Relay FRL-764D05/1AS-T		ZRA164102Z	
SWITCH	ES .			
SW1	Switch, Push, SPJ312U, without RESET Knob		SP01ABA06A	
SW2	Switch, Slide, Shorting, with Knob - MODEM		SS020259ZA	
TRANSIS	TORS			
T1	Transistor, Silicon, 2SC2712, NPN, NO-Rank	MX-6472	QUC2712XEP	
T2	Transistor, Silicon, 2SC2712, NPN, NO-Rank	MX-6472	QUC2712XEP	
T3	Transistor, Silicon, 2SC2712, NPN, NO-Rank	MX-6472	QUC2712XEP	
T4~T10	Not used	MX-6472	OUG271 SVED	
T11 T12	Transistor, Silicon, 2SC2712, NPN, NO-Rank Transistor, Silicon, 2SC2712, NPN, NO-Rank	MX-6472	QUC2712XEP QUC2712XEP	
T13	Not used	MA 04/2	Q0C2/12AEF	
T14	Not used			
T15	Transistor, Silicon, 2SC2712, NPN, NO-Rank	MX-6472	QUC2712XEP	
T16	Transistor, Silicon, 2SC2712, NPN, Y-Rank	MX-6470	QUC2712XBP	
T17	Transistor, Silicon, 2SC2712, NPN, Y-Rank	MX-6470	QUC2712XBP	
T18	Transistor, Silicon, 2SC3052, NPN, NO-Rank		QUC3052XAE	
T19	Transistor, Silicon, 2SC3052, NPN, NO-Rank		QUC3052XAE	
T20	Transistor, Silicon, 2SD1051, NPN, Q-Rank	2SD-1051	QTD1051XAN	
T21	Transistor, Silicon, 2SC2712, NPN, GR-Rank	MX-6471	QUC2712XCP	
T22	Transistor, Silicon, 2SC2712, NPN, NO-Rank	MX-6472	QUC2712XEP	
T23	Transistor, Silicon, 2SA1162, PNP, YG-Rank	MX-6469	QUA1162XDP	
T24	Transistor, Silicon, 2SA1162, PNP, YG-Rank	MX-6469	QUA1162XDP	
T25~T30		MX-6472	QUC2712XEP	
T31	Transistor, Silicon, 2SA1162, PNP, YG-Rank	MX-6469	QUA1162XDP	
T32	Transistor, Silicon, 2SC2712, NPN, NO-Rank	MX-6472	QUC2712XEP	
T33 T34	Transistor, Silicon, 2SA1162, PNP, YG-Rank Transistor, Silicon, 2SA1162, PNP, YG-Rank	MX-6469 MX-6469	QUA1162XDP QUA1162XDP	
THERMIS	TORS			
TH1	Thermistor 10K ohm ±5%		QHQ5C31HZP	
TH2	Thermistor 10K ohm ±5%		QHQ5C31HZP	
1112				

Ref. No.		Descripti	ion	- 11.45	RS Part No.	Mfr's Part No
VARIABL	E RESISTORS					
VR1 VR2	Variable Resistor, Semi-fixed, 50K B-Curve - Modem Variable Resistor, 50K B-Curve - LCD CONTRAST P-7424					
CRYSTA	OSCILLATORS					
X1 X2 X3	Crystal Oscillat Crystal Oscillat Crystal Oscillat	or 3.57954	5MHz		ACA-8376	XAZ1C2001X XAZ1B6001X XBR1A1003X
ZENER D	IODE				-	
ZD1	Diode, Zener, Si	licon, RD4.	3 EL3			QDZ4R3EL3A
SURGE A	BSORBERS				al .	
ZNR1 ZNR2 ZNR3		ERZ-C10K220 ERZ-C10DK36 SNR-7D18L				QNDDK220AN QNHDK361AN QNB7D18LAD
						- 1 ₀ - × 2
32						

LCD PCB Assembly

Ref. No.	Description	RS Part No.	Mfr's Part No.
CAPACIT	TORS		
C501 { C508 C509 C510 C511	Capacitor, Ceramic 0.1 μ F/25V/+80 -20% Not used Not used		CFKC104ZF%
₹ C529	Capacitor, Ceramic 0.1μF/25V/+80 -20%		CFKC104ZF%
CONNEC	TOR		
CN501	Jack, Junction from Main PCB	AJ-7623	YJF10S065Z
INTEGRA	ATED CIRCUITS		
M501			
M506 M507 M508 M509 M510 M511	IC, Hi-speed C-MOS, Driver HD61100 IC, Hi-speed C-MOS, Driver HD61103 IC, Hi-speed C-MOS, Driver HD61103 IC, Hi-speed C-MOS, Op-Amp. LA6324M IC, Hi-speed C-MOS, Counter TC40H390 IC, Hi-speed C-MOS, OR Gate TC40H386	MX-6477 MX-6478 MX-6478 MX-6476	QQF61100AB QQF61103AB QQF61103AB QQF06324AC QQF40390AT QQF40386AT
RESISTO	RS.		
R501 R502 R503 R504 R505 R506 { R509 R510 { R515 R516	Resistor, Chip	ND-0196CBB ND-0196CBB ND-0196CBB ND-0196CBB	RJ8AMG102% RJ8AMG103% RJ8AMG102%

Memory PCB Assembly

Ref. No.	De	scription	RS Part No.	Mfr's Part No
CAPACIT	rors	157)		and the
C301 C302 C303	Capacitor, Ceramic Not used Not used	0.022µF/16V/±30%	CC-223NDCA	CKV1223N2Y
C304 C305	Capacitor, Ceramic Capacitor, Ceramic	0.022μF/16V/±30% 0.022μF/16V/±30%	CC-223NDCA CC-223NDCA	
C306 C307	Capacitor, Ceramic Capacitor, Ceramic	30pF/50V/±10% 30pF/50V/±10%	00 223NOON	CCGB300K0N
C308 C309 C310	Not used Not used Not used			
C311 C312 C313	Capacitor, Tantalum Capacitor, Tantalum Capacitor, Tantalum	1μF/10V/±20% 1μF/10V/±20% 1μF/10V/±20%		CSPC010MLN CSPC010MLN CSPC010MLN
CONNEC	TORS	ero#Esse 3567005 1970 1977-155		
CN301 CN302	Jack, Junction from Ma Jack, Junction from Ma		AJ-7633 AJ-7635	YJF40S012Z YJF04S071Z
DIODE				
D301	Diode, Silicon 1S2076			QDSS2076#B
INTEGRA	ATED CIRCUITS			
M301 M302	IC, C-MOS, Timer IC, Hi-speed C-MOS, De	RP5C01 ecoder TC40H138F	MX-6486	QQ005C01AZ QQ040138AT
M303 M304	IC, C-MOS, RAM IC, C-MOS, RAM	HM6264LP-15 HM6264LP-15	MX-6473 MX-6473	QQ006264AE
M305	IC, C-MOS, RAM	HM6264LP-15	MX-6473	QQ006264AB
RESISTO	PR			
R301	Resistor, Carbon	100K ohm/1/4W/±5%		RD25PJ104X
SWITCH				
SW302	Switch, Slide, SLD-22	B9-03, BACK-UP		SS020260ZL
CRYSTA	LOSCILLATOR			
X301	Crystal Oscillator, 32	2.768kHz ±20ppm		XTR1A1001%

Keyboard Assembly

Ref. No.	Description	RS Part No.	Mfr's Part No.
1-1	Keytop Kit		AGX1000*01
1-1-1	Keytop - TACT		VK121SB007
1-1-2	Keytop - 1		VK122SB004
1-1-3	Keytop - 2		VK122SB005
1-1-4	Keytop - 3		VK122SB006
1-1-5	Keytop - 4		VK122SB007
1-1-6	Keytop - 5		VK122SB008
1-1-7	Keytop - 6		VK122SB009
1-1-8	Keytop - 7		VK122SB010
1-1-9	Keytop - 8		VK122SB011
1-1-10	Keytop - 9		VK122SB012
1-1-11	Keytop - 0		VK122SB013
1-1-12	Keytop - A		VK122SB014
1-1-13	Keytop - B		VK122SB015
1-1-14 1-1-15	Keytop - C Keytop - D		VK122SB016
1-1-15	Keytop - E		VK122SB017
1-1-17	Keytop - F		VK122SB018
1-1-18	Keytop - G		VK122SB019
1-1-19	Keytop - H		VK122SB020 VK122SB021
1-1-20	Keytop - I		VK122SB021
1-1-21	Keytop - J		VK122SB022
1-1-22	Keytop - G		VK122SB023
1-1-23	Keytop - L		VK122SB025
1-1-24	Keytop - M		VK122SB026
1-1-25	Keytop - N		VK122SB027
1-1-26	Keytop - O		VK122SB028
1-1-27	Keytop - P		VK122SB029
1-1-28	Keytop - Q		VK122SB030
1-1-29	Keytop - R		VK122SB031
1-1-30	Keytop - S		VK122SB032
1-1-31	Keytop - T		VK122SB033
1-1-32	Keytop - U		VK122SB034
1-1-33	Keytop - V		VK122SB035
1-1-34	Keytop - W		VK122SB036
1-1-35	Keytop - X		VK122SB037
1-1-36	Keytop - Y		VK122SB038
1-1-37	Keytop - Z		VK122SB039
1-1-38	Keytop - ESC		VK122SB040
1-1-39	Keytop - MINUS		VK122SB041
1-1-40	Keytop - PLUS		VK122SB042
1-1-41 1-1-42	Keytop - DEL		VK122SB043
1-1-42	Keytop - BRACKET Keytop - ;		VK122SB044
1-1-43	Keytop - QUOTATION		VK122SB045
1-1-45	Keytop - CAPSL		VK122SB046
1-1-46	Keytop - COMMA		VK122SB047
1-1-47	Keytop - PERIOD		VK122SB048
1-1-48	Keytop - /		VK122SB049 VK122SB050
1-1-49	Keytop - GRPH		VK122SB050 VK122SB051
1-1-50	Keytop - CODE		VK122SB051 VK122SB052
1-1-51	Keytop - NUM		VK122SB052 VK122SB053
1-1-52	Keytop - CURSOR (LEFT-RIGHT)	AK-5652	VK122SB033
1-1-53	Keytop - CURSOR (UP-DOWN)	AK-5653	VK122SB141 VK122SB142
1-1-54	Keytop - TAB		VK132SB006
1-1-55	Keytop - CTRL		VK132SB000
1-1-56	Keytop - SHIFT	AK-5654	AV132SB007
1-1-57	Keytop - ENTER	AK-5655	VK142SB003
1-1-58	Keytop - SPACE		

Ref. No.	Description	RS Part No.	Mfr's Part No
-2	Keyboard Kit		AGX1000*02
-2-1	Sprint - SPACE Key	ARB-7737	MW261LJ019
-2-2	Guide - ENTER Key	AHC-3111	MX422LJ003
-2-3	Guide - SPACE Key	AHC-3112	MX722LJ002
-2-4	Lever Guide - ENTER and SPACE Key	AHC-3113	VK112SB001
-2-5	Lever Stopper - ENTER and SPACE Key	AHC-3114	VK11255001
-2-6	Key Guide Pin - SPACE Key	AHC-3115	VM253SH001
-2-7	Key Guide - SPACE Key	AHC-3116	
-3	Diode, Silicon 1S2076	Alle Silo	VM276SB001
-4	Switch, Key - Tact	AS-2910	QDSS2076#E
5	Switch, Key - Lock	A5 2910	SK0101X227
6		AS-2911	SK0111X087
7	Switch, Key - Push	l l	SK0111X12
	Knob, Switch, Black, POWER	AK-5656	VB111SB002
8	Support, Keyboard	AHC-3117	VM266NW001
9	Insulator		VS873YB001
N401	Jack, Junction from Main PCB	AJ-7622	YJF22S0142
ED401	LED, SLP-135B	2000 00 1 2000 00 00 00	QL1SP135B0
SW401	Switch, Push, POWER ON/OFF	AS-2912	SP01ABX56

Mechanical and Assembly Parts

Ref. No.	Description softenated	RS Part No.	Mfr's Part No
1	Keyboard Assembly	AXX-0230	AFLX1000*1
2	LCD PCB Assembly	AX-9503	APLX140BBC
2-1	Frame, LCD	7	MB871SZ013
2-2	Connector, LCD to Dummy	AJ-7624	VQ711RW002
2-3	Connector, LCD to Segment	AJ-7625	VQ811RC001
2-4	Connector, LCD to Common	AJ-7626	VU711RC001
2-5	LCD, LR217-C	AL-1485	ZXLR217CXB
3	Main PCB Assembly	AX-9504	APLX141ABC
3-1	Knob, CONTRAST, Black	AK-5657	VF187SB003
3-2	Knob, RESET, Black	INC 3037	VK121SB004
3-3	Socket, IC, DICF-28CS		YSC28S005Z
3-4	Battery, Nickel-Cadmium, 3-51FT		ZBN036102Y
3-5		AD 7120	
	Buzzer Assembly	AB-7129	AYX1000*01
3-6	Nut, M2.6, S-ZNCR, Thin Type	AHD-7322	BNHCL26NSZ
3-7	Screw, Pan Head, CEMS, Machine, M3 x 8, S-ZNCR	AHD-2926	BSPC3008NZ
3-8	Screw, Pan Head, Machine, M2.6 x 12, S-ZNCR	AHD-2927	BSPP2612NZ
3-9	Screw, Pan Head, Machine, M1.7 x 3, S-Black	14700 14700 1470	BSP21703NB
4	Memory PCB Assembly	AX-9505	APLX150ABZ
4-1	Socket, IC, ICC05-028-360TP-2		YSC28S006Z
4-2	Socket, IC, 5500-28A	AJ-7637	YSC28S007Z
5	Connector and Cord, to Battery	AW-3267	ACCNM07GEA
6	Case Assembly, Top, Ivory	AZ-7166	AMX1000*01
6-1	Retainer, LCD	AHC-3118	MF111SM001
6-2	Cover, Protector for Main PCB	ART-5550	VB553SW001
6-3	Case, Top, Ivory	111(1 3330	VB884SW002
6-4	Plate, Model		VVMX1000*2
7		70 7167	AMX1000*02
7-1	Case Assembly, Bottom, Black	AZ-7167	The state of the s
7-2	Terminal, Battery, Plus and Minus	AB-0616	MW261LJ020
7-3	Case, Bottom, Black		VB882SB001
	Foot, Rubber	AF-1258	VS708RH001
8	LCD Case Assembly, Bottom, Ivory	AZ-7168	AMX1000*04
8-1	Case, Bottom, LCD, Ivory		VB872SW015
8-2	Filter		VS878AC001
8-3	Plate, Magnet		MS607FJ001
8-4	Magnet, Box		MM111SN002
8-5	Pad, Magnet		VF822SB001
9	Screw, Bind Head with Outside Toothed Washer,	AHD-2928	BSP#3006NZ
	Machine, M3 x 6, S-ZNCR		
10	Screw, Bind Head, Machine, M3 x 8, S-ZNCR	AHD-2929	BTPP3008PZ
11	Plate, Name	AHC-3119	KLX1****01
12	Label, FCC (USA Version only)		KL000394XX
14	Plate, Serial Number (For USA Version)		KL000525XX
	(For CANADA Version)		MVSX1000*2
15		ND 0617	
16	Terminal, Battery, Minus	AB-0617	MW161SN003
17	Terminal, Battery, Plus	AB-0618	MS218SN001
	Cover, Inner	18833350 REFERENCES	VB553SW001
18	Cap, System Bus Connector Cover	ART-5553	VB611SB001
19	Shaft, Support-Right	ART-5554	VB632SW007
20	Shaft, Support-Left	ART-5555	VB632SW006
21	Cover, Cable, Ivory		VB742SW001
22	Case, Top, LCD, Ivory	AZ-7169	VB872SW014
23	Cap, B.C.R. Connector Cover	6727.1.6 92597-22557	VE32JPB001
24	Knob, Switch, Modem	AK-5658	VK121SB006
25	Cover, Battery	ADB-0457	VS758SB001
26	Cover, ROM and RAM	AZ-7170	VS767SB001
27	Shaft, LCD-Left		
28		ART-5557	VT665NW003
110000	Shaft, LCD-Right	ART-5558	VT665NW004
29	Cap, Printer Connector Cover	ART-5559	VU521SB001

Ref. No.	Description	RS Part No.	Mfr's Part No.
30 31 32 33 34 35	Flat Cable, UL2896, P1.25 Flat Cable, UL2896, P1.25 Flat Cable for LCD Supporter Protector for Flat Cable Ball	AW-3268 AW-3269 AW-3270	WC22075BD1 WC40029AD1 WC10070BD1 MB321SL001 VS775FB001 MX444SX001
36	Spring Hardware Kit Screw, Bind Head, Machine, M3 x 8, S-ZNCR	AHW- 2603860	MB221LX001 AYX1000*02 BTPP3008PZ
9			

VII. SCHEMATIC DIAGRAMS/ PCB VIEWS

Schematic Diagrams





Figure 7-1. Main Po



re 7-1. Main PCB – Schematic Diagram




Figure 7-3. Memory PCB - Schematic Diagram




Figure 7-2. LCD PCB - Schematic Diagram

PCB Views




Figure 7-4. Main PCB - Top View




Figure 7-5. Main PCB - Bottom View




Figure 7-6. LCD PCB - Top View




Figure 7-7. Memory PCB - Top View




Figure 7-8. Memory PCB - Bottom View


APPENDIX A/INSTALLATIONS

Installation of Optional RAMs and ROM

- Using the coin, remove the optional RAM and ROM cover on the bottom case.
- Insert the optional RAMs into the IC sockets marked M306 and M307.
 In this case, the IC socket M307 is used for the RAM #1 and M306 is RAM #2.
- Insert the optional ROM into the IC socket marked M308.

Installation of Nickel-Cadmium Batteries

- Remove the memory PCB (Refer to Section II, Disassembly Instruction).
- Install the modification jumpers into the through holes marked J301 and J302.
- Re-assemble the unit.
 IC Socket for Optional RAM #2



- Remove the battery cover and install the four Nickel-Cadmium batteries into the battery compartment.
- Drill the screw hole on the battery cover using the tapping screw (a) and secure the battery cover and bottom case.
- Stick the red label ® on the battery cover.




Figure A-2. Installation of Nickel-Cadmium Batteries

APPENDIX B/KEYBOARD LAYOUT, CONNECTOR PIN ASSIGNMENTS AND CHARACTER CODE TABLE

B-1. Keyboard Layout




Figure B-1. Keyboard Layout

B-2. Connector Pin Assignments

B-2-1. System Bus Interface

Pin No.	Symbol	Description
1	VDD	
2	VDD	
3	GND	
4	GND	
5	DO	Address and data signal bit 0
6	D1	Address and data signal bit 1
7	D2	Address and data signal bit 2
8	D3	Address and data signal bit 3
9	D4	Address and data signal bit 4
10	D5	Address and data signal bit 5
11	D6	Address and data signal bit 6
12	D7	Address and data signal bit 7
13	A8	Address signal bit 8
14	A9	Address signal bit 9
15	A10	Address signal bit 10
16	A11	Address signal bit 11
17	A12	Address signal bit 12
18	A13	Address signal bit 13
19	A14	Address signal bit 14
20	A15	Address signal bit 15
21	GND	
22	GND	
23	RD	Read enable signal
24	WR	Write enable signal
25	IO/M	I/O or memory select signal
26	so	Status 0 signal
27	ALE	Address latch enable signal
28	S1	Status 1 signal
29	CLK	CLock signal
30	IOCONT	I/O controller select signal
31	E	I/O or memory access enable signal
32	RESET	Reset signal
33	INTR	Interrupt request signal
34	INTA	Interrupt acknowledge signal
35	GND	
36	GND	
37	RAMRST	RAM enable signal
38	NC	
39	NC	
40	NC	

Table B-1. System Bus Connector Pin Assignments




Figure B-2. System Bus Connector

B-2-2. RS-232C Interface

Pin No.	Symbol	Des	cription
1	GND		
2	TXR	Transmit Data	
3	RXR	Receive Data	
4	RTS	Request to send	
5	CTS	Clear to send	
6	DSR	Data set ready	
6 7 8	GND		
	CD	Carrier detect	
9	NC		
10	NC		
11	NC		
12	NC		
13	NC		
14	NC		
15	NC		
16	NC		
17	NC		
18	NC		
19	NC		
20	DTR	Data terminal ready	
21	NC	- The state of the	
22	NC		
23	NC		
24	NC		
25	NC		

Table B-2. RS-233C Connector Pin Assignments




Figure B-3. RS-232C Connector

B-2-3. Printer Interface

Pin No.	Symbol	Descrip	tion	
1	STROBE	STROBE Pulse	Francis	
2	GND			
3	PD0	Bit 0 of Print Data		
4	GND			
5	PD1	Bit 1 of Print Data		
6	GND	la la		
7	PD2	Bit 2 of Print Data		
8	GND	Participation of the SIFFACE (1994)		
9	PD3	Bit 3 of Print Data		
10	GND			
11	PD4	Bit 4 of Print Data		
12	GND			
13	PD5	Bit 5 of Print Data		
14	GND			
15	PD6	Bit 6 of Print Data		
16	GND	3		
17	PD7	Bit 7 of Print Data		
18	GND			
19	NC			
20	GND			
21	BUSY	Busy signal for Computer		
22	GND			
23	NC			
24	GND			
25	BUSY	Select signal		
26	NC			

Table B-3. Printer Connector Pin Assignments




Figure B-4. Printer Connector

B-2-4. Cassette Interface

Pin No.	Symbol	Description		
1	REM 1	Remote	7.65	
2	GND			
3	REM 2	Remote		
4	R×C	Receive data for CMT		
5	T×C	Transmit data for CMT		
5 6	GND			
7	NC			
8	NC			




Figure B-5. Cassette Connector

B-2-5. MODEM Interface

Pin No. Symbol		Description		
1	TL	Conventional Telephone Unit		
2	GND			
3	$R \times MD$	Direct Connection to Tel Line (RING)		
4	R×MC	Acoustic Coupler Connection (MIC)		
5	T×MC	Acoustic Coupler Connection (Speaker)		
6	VDD	The state of the s		
7	T×MD	Direct Connection to Tel Line (TIP)		
8	RP	Ringing Pulse		




Figure B-6. MODEM Connector

B-2-6. Bar Code Reader Interface

Pin No.	Symbol	Description
1	NC	
2	R×DB	Receive data from bar code reader
3	NC	
4	NC	
5	NC	
6	NC	
7	GND	
8	NC	
9	VDD	




Figure B-7. Bar Code Reader Connector

B-3. Character Code Table

Decimal	Hex	Binary	Displayed Character	Keyboard Character
00	00	00000000		CTRL @
1	01	00000001		CTRL A
2	02	00000010		стяс В
3	03	00000011		CTRL C
4	04	00000100		CTAL D
5	05	00000101		CTRL E
6	06	00000110	==X/	CTRL F
7	07	00000111		CTRL G
8	08	00001000		CTRL H
9	09	00001001		CTRL I
10	0A	00001010		CTRL J
11	ОВ	00001011		CTRL K
12	0C	00001100		CTRL L
13	0D	00001101		CTRL M
14	0E	00001110		CTRL N
15	OF	00001111		CTRL O
16	10	00010000		СТВЬ Р
17	11	00010001		CTRL Q
18	12	00010010		CTRL R
19	13	00010011		CTAL S
20	14	00010100		CTRL T
21	15	00010101		CTRL U
22	16	00010110		CTRL V
23	17	00010111		CTRL W
24	18	00011000		CTRL X

Decimal	Hex	Binary	Displayed Character	Keyboard Character
25	19	00011001		CTRL Y
26	1A	00011010		CTRL Z
27	1B	00011011		ESC
28	1C	00011100		-
29	1D	00011101		+
30	1E	00011110		t
31	1F	00011111		+
32	20	00100000		SPACEBAR
33	21	00100001	į.	Ĺ
34	22	00100010	Ш	"
35	23	00100011	#	#
36	24	00100100	\$	\$
37	25	00100101	%	%
38	26	00100110	&	&
39	27	00100111	1	(30)
40	28	00101000	((
41	29	00101001))
42	2A	00101010	*	*
43	2B	00101011	+	+
44	2C	00101100	,	(95)
45	2D	00101101	-	e cale
46	2E	00101110		745
47	2F	00101111	/	1
48	30	00110000	0	0
49	31	00110001	1	1

Decimal	Hex	Binary	Displayed Character	Keyboard Character
50	32	00110010	2	2
51	33	00110011	3	3
52	34	00110100	4	4
53	35	00110101	5	5
54	36	00110110	6	6
55	37	00110111	7	7
56	38	00111000	8	8
57	39	00111001	9	9
58	3A	00111010		ij.
59	3B	00111011	_ ;	i
60	3C	00111100	<	<
61	3D	00111101	. =	=
62	3E	00111110	>	>
63	3F	00111111	?	?
64	40	01000000	а	@
65	41	01000001	A	А
66	42	01000010	В	В
67	43	01000011	C	С
68	44	01000100	D	D
69	45	01000101	E	E
70	46	01000110	F	E
71	47	01000111	G	G
72	48	01001000	Н	Н
73	49	01001001	I	Ĺ
74	4A	01001010	J	J

Decimal	Hex	Binary	Display Character	Keyboard Character
75	4B	01001011	K	К
76	4C	01001100	Tay L	L
77	4D	01001101	M	M
78	4E	01001110	N	N
79	4F	01001111	0	0
80	50	01010000	Р	Р
81	51	01010001	Q	Q
82	52	01010010	R	R
83	53	01010011	S	S
84	54	01010100	T	π
85	55	01010101	U	U
86	56	01010110	V	V
87	57	01010111	М	W
88	58	01011000	X	Х
89	59	01011001	Υ	Υ
90	5A	01011010	Z	Z
91	5B	01011011	Е	[
92	5C	01011100	\ \	GRPH —
93	5D	01011101]]
94	5E	01011110	^	
95	5F	01011111		_
96	60	01100000		enra [
97	61	01100001	a	a
98	62	01100010	b	b
99	63	01100011	С	С

Decimal	Hex	Binary	Displayed Character	Keyboard Character	
100	64	01100100	d	d	
101	65	01100101	е	е	
102	66	01100110	f	f	
103	67	01100111	9	g	
104	68	01101000	h	h	
105	69	01101001	i	į	
106	6A	01101010	j	j	
107	6B	01101011	k	k	
108	6C	01101100	1	Ę	
109	6D	01101101	m	m	
110	6E	01101110	n	n	
111	6F	01101111	0	0	
112	70	01110000	р	р	
113	71	01110001	q	q	
114	72	01110010	r	r	
115	73	01110011	s	S	
116	74	01110100	t	t	
117	75	01110101	u	u	
118	76	01110110	V	V	
119	77	01110111	W	w	
120	78	01111000	×	X	
121	79	01111001	y	У	
122	7A	01111010	z	z	
123	78	01111011	{	[88PH] 9	
124	7C	01111100	9 6	BRPU	

Decimal	nal Hex Bin		Displayed Character	Keybo Chara	yboard aracter	
125	7D	01111101	3	SEPE	0	
126	7E	01111110	~	SRPE]	
127	7F	01111111		DEL		
128	80	10000000	2	6875	р	
129	81	10000001	Ġ	GRPN	m	
130	82	10000010	×	GRPH	f	
131	83	10000011	e	SRPH	×	
132	84	10000100	#	SRPH	С	
133	85	10000101	±	GRPH	а	
134	86	10000110	À	GRPH	h	
135	87	10000111	Ŧ	SEPE	t	
136	88	10001000	π	GRPH	1	
137	89	10001001	Ţ	GRPS	r	
138	8A	10001010	¥	8899	1	
139	8B	10001011	Σ	BRPH	s	
140	8C	10001100	~	SRPN	ř	
141	8D	10001101	±	SRPR	=	
142	BE	10001110	ſ	8879	i	
143	BF	10001111	4	BRPS	е	
144	90	10010000	ਜ਼ੇ	68FE	У	
145	91	10010001	A	ERPH	u	
146	92	10010010	Ф	GRPS	;	
147	93	10010011	梟		q	
148	94	10010100	*	SEP9	w	
149	95	10010101	-71	sare	b	

Decimal	Hex	Binary	Displayed Character	Keyboard Character
150	96	10010110	\$	ERM n
151	97	10010111	*	8871
152	98	10011000		BRPS O
153	99	10011001	4	SRPS ,
154	9A	10011010	÷	SRPS
155	9В	10011011	+	GRPS K
156	9C	10011100	φ	srpx 2
157	9D	10011101	\$	gree 3
158	9E	10011110	۵	GRPH 4
159	9F	10011111	Ą	5
160	Α0	10100000	,	CODE '
161	Α1	10100001	à	COOK Z
162	A2	10100010	¢	coos f
163	А3	10100011	£	8
164	Α4	10100100	•	CORE "
165	A5	10100101	μ	cook]
166	A6	10100110	٠	cook)
167	Α7	10100111	+	CORE _
168	A8	10101000	t	(co0€) +
169	A9	10101001	ğ	CODE S
170	АА	10101010	2	cose R
171	АВ	10101011	Œ	CODE
172	AC	10101100	K	cosc p
173	AD	10101101	转	cook ;
174	AE	10101110	1/2	(soc /

Decimal	Hex	Binary	Displayed Character	Keyboard Character
175	AF	10101111	TP.	cooe O
176	В0	10110000	¥	7
177	В1	10110001	Ä	cset Q
178	B2	10110010	Ö	cook O
179	В3	10110011	0	cook U
180	В4	10110100	¢	6
181	B5	10110101	~	COOE [
182	В6	10110110	ä	coos q
183	В7	10110111	ö	COOK O
184	В8	10111000	ü	COOK U
185	В9	10111001	β	cose S
186	ВА	10111010	m .	C00E T
187	ВВ	10111011	é	tseet d
188	ВС	10111100	ù	teet m
189	BD	10111101	è	COOK C
190	BE	10111110		=
191	BF	10111111	f	cook F
192	CO	11000000	å	C00K 1
193	C1	11000001	ê	[t00E] 3
194	C2	11000010	î	coof 8
195	C3	11000011	ð	cone 9
196	C4	11000100	û	cost 7
197	C5	11000101	^	C00E -
198	C6	11000110	ë	reec e
199	C7	11000111	ï	coot i

Decimal	Hex Binary		Displayed Character	Keyboard Character		
200	C8	11001000	á	coot a		
201	C9	11001001	í	coos k		
202	CA	11001010	ó	C00E		
203	СВ	11001011	ú	coor		
204	CC	11001100	i	coot !		
205	CD	11001101	ñ	coec n		
206	CE	11001110	ă	COOK		
207	CF	11001111	ð	cost b		
208	D0	11010000	Æ	coot X		
209	D1	11010001	æ	COOK		
210	D2	11010010	Á	COOK W		
211	D3	11010011	à	CORE		
212	D4	11010100	0			
213	D5	11010101	0	CSOE .		
214	D6	11010110	Ñ	coor N		
215	D7	11010111	É	C00E D		
216	D8	11011000	Á	CORE		
217	D9	11011001	Í	COSE K		
218	DA	11011010	ó	C00E		
219	DB	11011011	Ú	COOK J		
220	DC	11011100	٤	(coof ?		
221	DD	11011101	Ù	COBE		
222	DE	11011110	È	Coof		
223	DF	11011111	À	cset Z		
224	ED	11100000		ERPH Z		

225 E1 11100001 Imp ! 226 E2 11100010 Imp @ 227 E3 11100011 Imp # 228 E4 11100100 Imp % 229 E5 11100101 Imp % 230 E6 11100111 Imp 0 231 E7 11100111 Imp 0 232 E8 11101000 Imp W 233 E9 11101001 Imp E 234 EA 11101001 Imp A 235 EB 11101101 Imp A 236 EC 11101100 Imp B 237 ED 11101101 Imp F 238 EE 11101101 Imp F 239 EF 11101101 Imp F 240 F0 11110000 Imp D 241 F1 11110010 Imp D 242 F2 111100	Decimal	Hex	Binary	Displayed Character	Keyboard Character
227 E3 11100011 Image: property of the color o	225	E1	11100001		BRPH !
228 E4 11100100 um S 229 E5 11100101 um % 230 E6 11100111 um 0 231 E7 11100111 um 0 232 E8 11101000 um W 233 E9 11101001 um E 234 EA 11101010 um S 235 EB 11101101 um S 236 EC 11101100 um S 237 ED 11101101 um D 238 EE 11101110 um F 239 EF 11101111 um X 240 F0 11110000 r um U 241 F1 11110010 r um P 242 F2 11110010 r um D 243 F3 11110010 r um J 244 F4 11110100 r um J	226	E2	11100010		(a)
229 E5 11100101	227	E3	11100011		8279 #
230	228	E4	11100100		sarra S
231 E7 11100111	229	E5	11100101	-	SEPS %
232 E8 11101000	230	E6	11100110	-	SEPH
233 E9 11101001	231	E7	11100111		ERPH Q
234 EA 11101010	232	E8	11101000		ERPH W
235 EB 11101011	233	E9	11101001		E E
236 EC 11101100	234	EA	11101010		sara R
237 ED 11101101	235	EB	11101011		serre A
238 EE 11101110	236	EC	11101100		sarra S
239 EF 11101111	237	ED	11101101	L	BEPT D
240 F0 11110000 C 11110000 C 11110000 C 11110000 C 11110000 D 111100000 D 11110000 D 11110000 D 111100000 D 1111000000 D 111100000 <td< td=""><td>238</td><td>EE</td><td>11101110</td><td></td><td>BRPS F</td></td<>	238	EE	11101110		BRPS F
241 F1 11110001 — IMPR P 242 F2 11110010 T IMPR O 243 F3 11110011 T IMPR I 244 F4 11110100 Impr J 245 F5 11110101 I IMPR M 246 F6 11110110 L IMPR M 247 F7 11110111 J IMPR > 248 F8 11111000 J IMPR <	239	EF	11101111		sarra X
242 F2 11110010	240	F0	11110000	Г	DRPS U
243 F3 11110011 T	241	F1	11110001		sars P
244 F4 11110100	242	F2	11110010	1	sers O
245 F5 11110101	243	F3	11110011	Т	BRFE
246 F6 11110110 L M 247 F7 11110111 J M 248 F8 11111000 L M CONTRACTOR OF THE CON	244	F4	11110100	H	sarra J
247 F7 11110111	245	F5	11110101		sere ;
248 F8 11111000 L <	246	F6	11110110	L	gary M
	247	F7	11110111	L	ERPH >
249 F9 11111001 - L	248	F8	11111000	1	sars <
	249	F9	11111001	+	GRPR L

Decimal	Hex Binary		Displayed Character	Keyboard Character	
250	FA	11111010	+	(RPR) K	
251	FB	11111011		ваги Н	
252	FC	11111100	4	GRPN T	
253	FD	11111101	-	GRPH G	
254	FE	11111110	.	Сери	
255	FF	11111111	**	ERPR C	

APPENDIX C/TECHNICAL INFORMATION

C-1. 80C85A

General Description

The 80C85A is a complete 8-bit parallel central processor implemented in silicon gate C-MOS technology and compatible with 8085A.

It is designed with same processing speed and lower power consumption compared with 8085A, thereby offering a high level of system integration.

The 80C85A uses a multiplexed address/data bus. The address is split between the 8-bit address bus and the 8-bit data bus.




Figure C-1. Functional Block Diagram




Figure C-2. Pin Configuration of 80C85A

Functional Pin Description

$A_8 - A_{15}$ (Output, 3-state)

Address Bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.

AD₀ - AD₇ (Input/Output, 3-state)

Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.

ALE (Output)

Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.

So, Si and IO/M

Machine cycle status:

$10/\overline{M}$	S_1	S_0	States	IO/M	Sı	S_0	States
0	0	1	Memory write	1	1	1	Interrupt Acknowledge
0	1	0	Memory read		0	0	Halt . = 3-state
1	0	1	I/O write		×	×	Hold (high impedance)
1	1	0	I/O read		×	×	Reset ×= unspecified
0	1	1	Opcode fetch				

 S_1 can be used as an advanced R/W status. IO/\overline{M} , S_0 and S_1 become valid at the beginning of a machine cycle and remain stable throughout the cycle. The falling edge of ALE may be used to latch the state of these lines.

RD (Output, 3-state)

READ control: A low level on $\overline{\text{RD}}$ indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.

WR (Output, 3-state)

WRITE control: A low level on WR indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR, 3-stated during Hold and Halt modes and during RESET.

READY (Input)

If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the CPU will wait an integral number of clock cycles for READY to go high before completing the read or write cycle. READY must conform to specified setup and hold times.

HOLD (Input)

HOLD indicates that another master is requesting the use of the address and data buses. The CPU, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and $\overline{\text{IO/M}}$ lines are 3-stated.

HLDA (Output)

HOLD ACKNOWLEDGE: Indicates that the CPU has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The CPU takes the bus one half clock cycle after HLDA goes low.

INTR (Input)

INTERRUPT REQUEST: Is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.

INTA (Output)

INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) $\overline{\text{RD}}$ during the instruction cycle after an INTR is accepted.

RST 5.5, RST 6.5, RST 7.5 (Input)

RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted.

The priority of these interrupts is ordered as shown in Table C-1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.

TRAP (Input)

Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same timing as INTR or RST 5.5-7.5. It is unaffected by any mask or Interrupt Disable. It has the highest priority of any interrupt. (See Table C-1.)

RESET IN (Input)

Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The CPU is held in the reset condition as long as RESET IN is applied.

RESET OUT (Output)

Indicates CPU is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.

X₁, X₂ (Input)

 X_1 and X_2 are connected to a crystal to drive the internal clock generator. X_1 can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.

CLK (Output)

Clock Output for use as a system clock. The period of CLK is twice the X₁, X₂ input period.

SID (Input)

Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.

SOD (Output)

Serial output data line. The output SOD is set or reset as specified by the SIM instruction.

Vcc

+5 volt supply.

GND

Ground Reference.

Name	Priority	Address Branched To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge and high level until sampled.
RST 7.5	2	3CH	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	(2)	High level until sampled.

Notes: (1) The processor pushes the PC on the stack before branching to the indicated address.

(2) The address branched depends on the instruction provided to the CPU when the interrupt is acknowledged.

Table C-1. Interrupt Priority, Restart Address and Sensitivity

Function

The 80C85A has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or a 16-bit register pairs. The 80C85A register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8-bits
PC	Program Counter	16-bit address
BC, DE, HL	General-Purpose Register; data pointer (HL)	8 -bit \times 6 or 16-bits \times 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flag (8-bit space)

The 80C85A uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data Bus. These lower 8-bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The 80C85A provides RD, WR, So, Si and IO/M signals for bus control. An Interrupt Acknowledge signal (INTA) is also provided. Hold and all Interrupts are synchronized with the processor's internal clock. The 80C85A also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for a simple serial interface.

In addition to these features, 80C85A has three maskable, vector interrupt pins and one nonmaskable TRAP interrupt.

Interrupt and Serial I/O

The 80C85A has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table C-1.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080A) and are recognized with the same timing as INTR. RST 7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 80C85A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP-highest priority, RST 7.5, RST 6.5, RST 5.5, INTR-lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure C-3 illustrates the TRAP interrupt request circuitry within the 80C85A. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an El instruction is executed.

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR or RST 5.5 – 7.5 will provide current Interrupt Enable status, revealing that Interrupts are disabled.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.




Figure C-3. Trap and RESET IN

Basic System Timing

The 80C85A has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure C-4 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines (IO/\overline{M} , S_1 , S_0) and the three control signals (\overline{RD} , \overline{WR} , and \overline{INTA}). (See Table C-2.) The status line can be used as advanced controls (for device selection, for example), since they become active at the T_1 state, at the outset of each machine cycle. Control lines \overline{RD} and \overline{WR} become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table C-3.

		Status			Control		
Macn	ine Cycle	IO/M	Sı	S ₀	RD	WR	ĪNTA
Opcode Fetch	(OF)	0	1	1 -	0	1	- 1
Memory Read	(MR)	0	1	0	0	1	1
Memory Write	(MW)	0	0	1	1	0	1
I/O Read	(IOR)	1	1	0	0	9	1
I/O Write	(IOW)	1	0	1	- 1	0	1
Acknowledge of IN	TR (INA)	1	1	1	1	1	0
Bus Idle	(BI): DAD ACK. OF	0	1	0	1	1	1
	RST, TRAP HALT	1 TS	1 0	1 0	1 TS	1 TS	1 1

Table C-2. 80C85A Machine Cycle Chart

Machine State	Status & Buses			Control			
Machine State	S1, S0	IO/M	A8 - A15	ADo - AD7	RD, WR	ĪNTA	ALE
Ti	Х	X	X	X	1	1	1 (1)
Τ2	X	X	×	X	X	X	0
TWAIT	X	×	×	×	X	X	0
Т3	X	Х	Х	X	Х	X	0
T ₄	1	0 (2)	X	TS	1	1	0
T ₅	1	0 (2)	X	TS	1	1	0
Т6	1	0 (2)	X	TS	1	1	0
TRESET	X	TS	TS	TS	TS	1	0
THALT	0	TS	TS	TS	TS	1	0
THOLD	X	TS	TS	TS	TS	1	0

^{0 =} Logic "0"

Notes: (1) ALE not generated during 2nd and 3rd machine cycles of DAD instruction.

Table C-3. 80C85A Machine State Chart

^{1 =} Logic "1"

TS = High Impedance

X = Unspecified

⁽²⁾ $IO/\overline{M} = 1$ during $T_4 - T_6$ of INA machine cycle.





Figure C-4. 80C85A Basic System Timing

C-2. 81C55

General Description

The MSM81C55RS/GS is a 2K bit static RAM (256 byte) with parallel I/O ports. It uses silicon gate CMOS technology and consumes a standby current of 100 micro ampere maximum while the chip is not selected. Featuring a maximum access time of 400 ns, the MSM81C55RS/GS can be used in an 80C85A system without using wait states. The parallel I/O consists of two 8-bit ports and one 6-bit port (both general purpose). The MSM81C55RS/GS also contains a 14-bit programmable counter/timer which may be used for sequence-wave generation or terminal countpulsing.



PC3 C-2. Functional Block Diagram

TIMER ING

RESET IG

Figure C-6. Pin Configuration of 81C55

Functional Pin Description

RESET (Input)

A high level input to this pin resets the chip, placing all three I/O ports in the input mode, and stops timer.

ALE (Input)

Negative going edge of the ALE (Address Latch Enable) input latches AD₀ \sim 7, IO/ \overline{M} , and CE signals into the respective latches.

ADo ~ 7 (Input/Output)

Three-state, bi-directional address/data bus. Eight-bit address information on this bus is read into the internal address latch at the negative going edge of the ALE. Eight bits of data can be read from or written to the chip using this bus depending on the state of the WRITE or READ input.

CE (Input)

When the CE input is high, both read and write operations to the chip are disabled.

IO/M (Input)

A high level input to this pin selects the internal I/O functions, and a low level selects the memory.

RD (Input)

If this pin is low, data from either the memory or ports is read onto the AD₀ \sim 7 lines depending on the state of the IO/ \overline{M} line.

WR (Input)

It this pin is low, data on lines $AD_0 \sim 7$ is written into either the memory or into the selected port depending on the state of the IO/\overline{M} line.

PA0 ~ 7, PB0 ~ 7 (Input/Output)

General-purpose I/O pins. Input/output directions can be determined by programming the command/status (C/S) register.

PC0 ~ 5 (Input/Output)

Three pins are usable either as general-purpose I/O pins or control pins for the PA and PB ports. When used as control pins, they are assigned to the following functions:

PC0: A INTR (port A interrupt)

PC1: A BF (port A full)

PC2: A STB (port A strobe)

PC3: BINTR (port B interrupt)

PC4: B BF (port B buffer full)

PC5: B STB (port B strobe)

TIMER IN (Input)

Input to the counter/timer

TIMER OUT (Output)

Timer output. When the present count is reached during timer operation, this pin provides a square-wave or pulse output depending on the programmed control status.

Function

81C55 has 3 functions as described below.

- 2K bit static RAM (256 words × 8 bits)
- Two 8-bit I/O ports (PA and PB) and a 6-bit I/O port (PC)
- 14-bit timer counter

The internal register is shown in the figure below, and the I/O addresses are described in the table below.




Figure C-7. Internal Register of 81C55

			/O Ac	ddress	5			Selecting Register
Α7	A6	A5	A4	АЗ	A2	A1	A0	Selecting negister
X	Х	Х	Х	Χ	0	0	0	Internal command/status register
X	Х	Х	Х	Х	0	0	1	Universal I/O port A (PA)
X	Х	Х	Х	Х	0	1	0	Universal I/O port B (PB)
X	X	Х	Х	X	0	1	1	I/O port C (PC)
X	X	X	Х	Х	1	0	0	Timer count lower position 8 bits (LSB)
X	X	X	X	X	1	0	1	Timer count upper position 6 bits and timer mode 2 bits (MSB)

X: Don't care.

Table C-4. I/O Address of 81C55

(1) Programming the Command/Status (C/S) Register

The contents of the command register can be written during an I/O cycle by addressing it with an I/O address of xxxxx000. Bit assignments for the register are shown below:




Figure C-8. Programming the Command/Status Register

Pin	ALT1	ALT2	ALT3	ALT4	
PC ₀	Input port	Output port	A INTR	A INTR	
PC ₁	Input port	Output port	A BF	A BF	
PC ₂	Input port	Output port	A STB	A STB	
PC ₃	Input port	Output port	Output port	BINTR	
PC ₄ Input port		Output port	Output port	B BF	
PC ₅	Input port	Output port	Output port	B STB	

Table C-5. Port Control Assignment

(2) Reading the C/S Register

The I/O and timer status can be accessed by reading the contents of the Status register located at I/O address xxxxx000. The status word format is shown below:




Figure C-9. Reading the C/S Register

(3) PA and PB Registers

These registers may be used as either input or output ports depending on the programmed contents of the C/S register. They may also be used either in the basic mode or in the strobe mode.

I/O address of the PA register: xxxxx001 I/O address of the PB register: xxxxx010

(4) PC Register

The PC register may be used as an input port, output port or control register depending on the programmed contents of the C/S register. The I/O address of the PC register is xxxxx011.

(5) Timer

The timer is a 14-bit counter which counts TIMER IN pulses.

The low order byte of the timer register has an I/O address of xxxxx100, and the high order byte of the register has an I/O address of xxxxx101.

The count length register (CLR) may be preset with two bytes of data. Bits 0 through 13 are assigned to the count length: bits 14 and 15 specify the timer output mode. A read operation of the CLR reads the contents of the counter and the pertinent output mode. The initial value range which can initially be loaded into the counter is 2 through 3FFF hex. Bit assignments to the timer counter and possible output modes are shown in the following.




Figure C-10. Bit Assignments to the Timer Counter

M₂ M₁

- 0 Outputs a low-level signal in the latter half (Note 1) of a count period.
- Outputs a low-level signal in the latter half of a count period, automatically loads the programmed count length, and restarts counting when the TC value is reached.
- 1 0 Outputs a pulse when the TC value is reached.
- 1 1 Outputs a pulse each time the preset TC value is reached, automatically loads the programmed count length, and restarts from the beginning.
- **Note 1:** When counting an asymmetrical value such as (9), a high level is output during the first period of five, and a low level is output during the second period of four.
- Note 2: If an internal counter of the 81C55 receives a reset signal, count operation stops but the counter is not set to a specific initial value or output mode. When restarting count operation after reset, the START command must be executed again through the C/S register.

(6) Standby Mode

The 81C55 is placed in standby mode when the high level at $\overline{\text{CE}}$ input is latched during the negative going edge of ALE. All input ports and the timer input should be pulled up or down to either Vcc or GND potential.

When using battery back-up, all ports should be set low or in input port mode. The timer output should be set low. Otherwise, a buffer should be added to the timer output and the battery should be connected to the power supply pins of the buffer.

By setting the reset input to a high level, the standby mode can be selected. In this case, the command register is reset, so the ports automatically set to the input mode and the timer stops.


C-3. 82C51A

General Description

82C51A is USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication developed for the microcomputer system.

As a peripheral device of the microcomputer system, 82C51A receives parallel data from CPU and transmits serial data after conversion. This device also receives serial data from outside and transmits parallel data to CPU after conversion. Thus the device is used for serial data communication.

82C51A configures a fully static circuit using silicon gate CMOS technology. Therefore, it operates on an extremely low power supply at 100 μ A (max.) of standby current by suspending all the operations. 82C51A is functionally compatible with 8251A.



Functional Pin Description

$\mathbf{D}_0 - \mathbf{D}_7$ (Input/Output)

This is a bidirectional data bus which receives control word and transmit data from CPU and sends status word and received data to CPU.

RESET (Input)

A "High" on this input forces the 82C51A into "reset status".

The device waits for the writing of "mode instruction".

The min. reset width is six clock inputs during the operating status of CLK.

CLK (Input)

CLK signal is used to generate an internal device timing.

CLK signal is independent of RXC or TXC.

However, the frequency of CLK must be greater than 30 times the RXC and TXC at Synchronous mode and Asynchronous "x1" mode, and must be greater than 5 times at Asynchronous "x16" and "x64" mode.

WR (Input)

This is "active low" input terminal which receives a signal for waiting transmit data and control words from CPU into 82C51A.

RD (Input)

This is "active low" input terminal which receives a signal for reading receive data and status words from 82C51A.

C/D (Input)

This is an input terminal which receives a signal for selecting data or command word and status word when 82C51A is accessed by CPU.

If C/D = low, data will be accessed.

If C/D = high, command word or status word will be accessed.

CS (Input)

This is "active low" input terminal which selects the 82C51A at low level when CPU accesses.

Note: The device won't be in "standby status" only setting \overline{CS} = High. Refer to "Standby Status".

TXD (Output)

This is an output terminal for transmit data from which serial-converted data is sent out.

The device is in "mark status" (high level) after resetting or during a status when transmit is disable. It is also possible to set the device in "break status" (low level) by a command.

TXRDY (Output)

This is an output terminal which indicates that 82C51A is ready to accept a transmit data character. But the terminal is always at low level if $\overline{\text{CTS}}$ = high or the device was set in "TX disable status" by a command

Note: TXRDY of status word indicates that transmit data character is receivable, regardless of CTS or command.

If CPU write a data character, TXRDY will be reset by the leading edge or WR signal.

TXEMPTY (Output)

This is an output terminal which indicates that 82C51A transmitted all the characters and had no data character.

In "synchronous mode", the terminal is at high level, if transmit data characters are no longer left and sync characters are automatically transmitted.

If CPU write a data character, TXEMPTY will be reset by the leading edge of WR signal.

Note: As a transmitter is disabled by setting CTS "High" or command, a data written before disabled will be sent out, then TXD and TXEMPTY will be "High". Even if a data is written after disable, that data is not sent out and TXE will be "High".

After enabled transmitter, it is sent out.

TXC (Input)

This is a clock input signal which determines the transfer speed of transmit data. In "synchronous mode", the baud rate will be the same as the frequency of TXC. In "asynchronous mode", it is possible to select baud rate factor by mode instruction.

It can be 1, 1/16 or 1/64 the TXC.

The falling edge of TXC shifts the serial data out of the 82C51A.

RXD (Input)

This is a terminal which receives serial data.

RXRDY (Output)

This is a terminal which indicates that 82C51A contains a character that is ready to READ. If CPU read a data character, RXRDY will be reset by the leading edge of \overline{RD} signal. Unless CPU reads a data character before next one character is received completely, the preceding data will be lost. In such a case, an overrun error flag of status word will be set.

RXC (Input)

This is a clock input signal which determines the transfer speed of receive data. In "synchronous mode", the baud rate will be the same as the frequency of \overline{RXC} . In "asynchronous mode", it is possible to select baud rate factor by mode instruction. It can be 1, 1/16, 1/64 the \overline{RXC} .

SYNDET/BD (Input/Output)

This is a terminal which function changes according to mode.

In "internal synchronous mode", this terminal is at high level, if sync characters are received and synchronized. If status word is read, the terminal will be reset.

In "external synchronous mode", this is an input terminal.

If "High" on this input forces, 82C51A starts receiving data character.

In "asynchronous mode", this is an output terminal which generates "high level" output upon the detection of "break" character, if receiver data contained "low level" space between stop bits of two continuous characters. The terminal will be reset, if RXD is at high level.

DSR (Input)

This is an input port for MODEM interface. The input status of the terminal can be recognized by CPU reading status words.

DTR (Output)

This is an output port for MODEM interface. It is possible to set the status of DTR by a command.

CTS (Input)

This is an input terminal for MODEM interface which is used for controlling a transmit circuit. The terminal controls data transmit if the device is set in "TX Enable" status by a command. Data is transmittable if the terminal is at low level.

RTS (Output)

This is an output port for MODEM interface. It is possible to set the status of RTS by a command.

Function

Outline

82C51A's functional configuration is programed by the software.

Operation between 82C51A and CPU is executed by program control. Table C-6 shows the operation between CPU and the device.

CS	C/D	RD	WR	
1	Χ	X	X	Data bus 3-state
0	X	1	1	Data bus 3-state
0	1	0	1	Status → CPU
0	1	1	0	Control word ← CPU
0	0	0	1	Data → CPU
0	0	1	0	Data ← CPU

Table C-6. Operation between 82C51A and CPU

It is necessary to execute a function-setting sequence after resetting on 82C51A. Figure C-13 shows the function-setting sequence.

If the function was set, the device is ready to receive a command, thus enabling the transfer of data by setting a necessary command, reading a status and reading/writing data.




Figure C-13. Function-Setting Sequence (Mode Instruction Sequence)

There are two types of control words.

- 1. Mode instruction (setting of function)
- 2. Command (setting of operation)

1. Mode Instruction

Mode instruction is used for setting the function of 82C51A. Mode instruction will be in "wait for write" at either internal reset or external reset. That is, the writing of control word after resetting will be recognized as "mode instruction".

Items to be set by mode instruction are as follows:

- Synchronous/Asynchronous mode
- Character hronous mode
- Character length
- Parity bit
- Baud rate factor (asynchronous mode)
- Internal/external synchronization (synchronous mode)
- No. of synchronous characters (synchronous mode)

The bit configuration of mode instruction is shown in Figures C-14 and C-15. In the case of synchronous mode, it is necessary to write one- or two-type sync characters.

If sync characters were written, a function will be set because the writing of sync characters constitutes part of mode instruction.




Figure C-14. Bit Configuration of Mode Instruction (Asynchronous)




Figure C-15. Bit Configuration of Mode Instruction (Synchronous)

2. Command

Command is used for setting the operation of 82C51A.

It is possible to write a command whenever necessary after writing mode instruction and sync characters.

Items to be set by command are as follows:

- Transmit Enable/Disable
- Receive Enable/Disable
- DTR, RTS Output of data
- Resetting of error flag
- Sending of break characters
- Internal resetting
- Hunt mode (synchronous mode)

The bit configuration of a command is shown in Figure C-16.




Figure C-16. Bit Configuration of Command

Status Word

It is possible to see the internal status of 82C51A by reading a status word. The bit configuration of status word is shown in Figure C-17.




Figure C-17. Bit Configuration of Status Word

Standby Status

It is possible to put 82C51A in "standby status" for the complete static configuration of CMOS. When the following conditions have been satisfied that 82C51A is in "standby status".

- CS terminal shall be fixed at VCC level.
- Input pins other than CS, D0 to D7, RD, WR and C/D shall be fixed at VCC or GND level (including SYNDET in external synchronous mode).

Note: When all outputs current are 0, ICCS specification is applied.

C-4. Basic Construction of LCD

Liquid crystal is a substance midway between a liquid and a solid, although its appearance is much like a liquid. From an electrical and optical stand point, it possesses the properties of a crystal. Items which use this substance are called liquid crystal display elements. The LCD used in the Tandy 200 is a TN (Twisted Nematic) type of liquid crystal. Its basic construction is shown in Figure C-18.




Figure C-18. Construction of LCD Panel

The LCD operates as an "electric shutter" that controls the passage of light. If voltage is applied, the transmission of light is blocked, otherwise, light is allowed to pass so that letters and numbers can be displayed.

Figure C-19 demonstrates how the LCD operates:

- The liquid-crystal display element is sandwitched between the two polarization plates. The polarized axes of the upper and lower plates are placed at right angles to each other to use the optical "twisting" of light.
- As shown in Figure C-19 (a), if voltage is not applied, the liquid-crystal molecules between the upper and lower plates twist 90° to distribute light. This results in a 90° optical movement and the transmission of light.
- In Figure C-19 (b), however, voltage is applied and the liquid appears frosted in current-carrying areas, thus blocking light transmission.




Figure C-19. Operation Theory of LCD Panel

RADIO SHACK, A DIVISION OF TANDY CORPORATION

U.S.A.: FORT WORTH, TEXAS 76102 CANADA: BARRIE, ONTARIO L4M 4W5

TANDY CORPORATION

AUSTRALIA

BELGIUM

U.K.

91 KURRAJONG AVENUE MOUNT DRUITT, N.S.W. 2770 PARC INDUSTRIEL 5140 NANINNE (NAMUR) BILSTON ROAD WEDNESBURY WEST MIDLANDS WS10 7JN